Fitter report for quartus_compile
Tue Jun 13 19:30:08 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Fitter DSP Block Usage Summary
 20. DSP Block Details
 21. Routing Usage Summary
 22. Fitter Device Options
 23. Operating Settings and Conditions
 24. Estimated Delay Added for Hold Timing Summary
 25. Estimated Delay Added for Hold Timing Details
 26. Fitter INI Usage
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 13 19:30:08 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,278 / 15,880 ( 8 % )                          ;
; Total registers                 ; 2823                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 300                                             ;
; Total block memory bits         ; 2,368 / 2,764,800 ( < 1 % )                     ;
; Total RAM Blocks                ; 3 / 270 ( 1 % )                                 ;
; Total DSP Blocks                ; 2 / 84 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_out_i_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|input_accepted_and_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]_OTERM11                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]_OTERM9                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]_OTERM7                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]_OTERM5                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]_OTERM3                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state~0                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_merge:thematvec_B3_merge|out_forked[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_1_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_1_x_q[0]_NEW102_RTM0104                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_1_x_q[0]_OTERM103                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[0]_NEW105_RTM0107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[0]_OTERM106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[0]_NEW99_RTM0101                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[0]_OTERM100                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[1]_NEW96_RTM098                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[1]_OTERM97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[2]_NEW93_RTM095                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[2]_OTERM94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[3]_NEW90_RTM092                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[3]_OTERM91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[4]_NEW87_RTM089                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[4]_OTERM88                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[5]_NEW84_RTM086                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[5]_OTERM85                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[6]_NEW81_RTM083                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[6]_OTERM82                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[7]_NEW78_RTM080                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[7]_OTERM79                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[8]_NEW75_RTM077                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[8]_OTERM76                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[9]_NEW72_RTM074                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[9]_OTERM73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[10]_NEW69_RTM071                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[10]_OTERM70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[11]_NEW66_RTM068                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[11]_OTERM67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[12]_NEW63_RTM065                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[12]_OTERM64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[13]_NEW60_RTM062                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[13]_OTERM61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[14]_NEW57_RTM059                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[14]_OTERM58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[15]_NEW54_RTM056                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[15]_OTERM55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[16]_NEW51_RTM053                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[16]_OTERM52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[17]_NEW48_RTM050                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[17]_OTERM49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[18]_NEW45_RTM047                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[18]_OTERM46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[19]_NEW42_RTM044                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[19]_OTERM43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[20]_NEW39_RTM041                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[20]_OTERM40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[21]_NEW36_RTM038                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[21]_OTERM37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[22]_NEW33_RTM035                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[22]_OTERM34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[23]_NEW30_RTM032                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[23]_OTERM31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[24]_NEW27_RTM029                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[24]_OTERM28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[25]_NEW24_RTM026                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[25]_OTERM25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[26]_NEW21_RTM023                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[26]_OTERM22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[27]_NEW18_RTM020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[27]_OTERM19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[28]_NEW15_RTM017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[28]_OTERM16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[29]_NEW12_RTM014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_3_x_q[29]_OTERM13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~1                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~1                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1|stall_out                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1|stall_out                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|feedback_valid~0                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|feedback_valid~0_OTERM1                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_enaAnd_q[0]                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_wraddr_q[0]~0                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_stall_entry_toReg0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_stall_entry_toReg2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~1_RESYN135_BDD136                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr|stall_and_valid_q[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|req~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request_NEW108_RTM0110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request_OTERM109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request_NEW111_RTM0113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request_OTERM112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request_NEW114_RTM0116                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request_OTERM115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[8]  ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[16] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[16] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[32] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[32] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[33] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[33] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[34] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[34] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[35] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[35] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[36] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[36] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[37] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[37] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[38] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[38] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[39] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[39] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[40] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[40] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[41] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[41] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[42] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[42] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[43] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[43] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[44] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[44] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[45] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[45] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[46] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[46] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[47] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[47] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[48] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[48] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[49] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[49] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[50] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[50] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[51] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[51] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[52] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[52] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[53] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[53] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[54] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[54] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[55] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[55] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[56] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[56] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[57] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[57] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[58] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[58] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[59] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[59] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[60] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[60] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[61] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[61] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_reg[64] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|dataout_wire[64] ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[0]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[0]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[1]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[1]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[2]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[2]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[3]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[3]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[4]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[4]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[5]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[5]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[6]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[6]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[7]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[7]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[8]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[8]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[9]                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[9]                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[10]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[10]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[11]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[11]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[12]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[12]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[13]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[13]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[14]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[14]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[15]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[15]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[16]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[16]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[17]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[17]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[18]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[18]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[19]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[19]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[20]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[20]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[21]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[21]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[22]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[22]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[23]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[23]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[24]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[24]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[25]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[25]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[26]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[26]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[27]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[27]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[28]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[28]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_reg[29]                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|dataout_wire[29]                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][24]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][25]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][26]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][27]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][28]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][29]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][30]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][31]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_a0[1][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][11]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][12]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][15]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][16]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_c0[1][17]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[34]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[34]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[35]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[35]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[36]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[36]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[37]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[37]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[38]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[38]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[39]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[39]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[40]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[40]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[41]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[41]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[42]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[42]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[43]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[43]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[44]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[44]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[45]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[45]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[46]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[46]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[47]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[47]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[48]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[48]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[49]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[49]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[50]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[50]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[51]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[51]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[52]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[52]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[53]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[53]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[54]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[54]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[55]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[55]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[56]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[56]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[57]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[57]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[58]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[58]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[59]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[59]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[60]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[60]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[61]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[61]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[62]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[62]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[63]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[63]                                                                                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg|matvec_B1_start_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg|matvec_B1_start_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_coalesced_delay_0_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_coalesced_delay_0_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_out_i_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_out_i_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|coalesced_delay_0_0_q[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|coalesced_delay_0_0_q[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|coalesced_delay_0_0_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|coalesced_delay_0_0_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|counter[5]                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|counter[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|fifo_in_reset~DUPLICATE                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[23]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|redist0_i_exitcond3_matvec4_cmp_nsign_q_1_q[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|redist0_i_exitcond3_matvec4_cmp_nsign_q_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|c1_exe1_reg_q[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|valid_0_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|SE_out_i_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|SE_out_i_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|SE_out_i_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|SE_out_i_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_0_x_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist7_valid_fanout_reg0_q_2_q[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist7_valid_fanout_reg0_q_2_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[1]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[2]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[4]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[5]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[6]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[7]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[11]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[13]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[15]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[16]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[17]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[18]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[19]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[20]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[27]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist9_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_1_q[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[2]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[6]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[7]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[8]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[10]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[13]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[17]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[19]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[21]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[27]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[28]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist31_sync_together76_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist31_sync_together76_aunroll_x_in_i_valid_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist5_sync_together13_aunroll_x_in_c1_eni4_3_tpl_5_q[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist5_sync_together13_aunroll_x_in_c1_eni4_3_tpl_5_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_out_coalesced_delay_0_fifo_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_out_coalesced_delay_0_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist0_i_mptr_bitcast_index36_matvec0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist0_i_mptr_bitcast_index36_matvec0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist2_stall_entry_o4_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist2_stall_entry_o4_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SR_SE_i_mptr_bitcast_index36_matvec0_add_x_p2_of_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SR_SE_i_mptr_bitcast_index36_matvec0_add_x_p2_of_2_r_valid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.valid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|redist5_stall_entry_o7_3_1_q[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|redist5_stall_entry_o7_3_1_q[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|redist5_stall_entry_o7_3_1_q[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|redist5_stall_entry_o7_3_1_q[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4579 ) ; 0.00 % ( 0 / 4579 )        ; 0.00 % ( 0 / 4579 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4579 ) ; 0.00 % ( 0 / 4579 )        ; 0.00 % ( 0 / 4579 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; matvec:matvec_inst             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 603 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 3976 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,278 / 15,880        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 1,278                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,624 / 15,880        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 415                   ;       ;
;         [b] ALMs used for LUT logic                         ; 171                   ;       ;
;         [c] ALMs used for registers                         ; 848                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 190                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 498 / 15,880          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 152 / 15,880          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 150                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 241 / 1,588           ; 15 %  ;
;     -- Logic LABs                                           ; 222                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 19                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,030                 ;       ;
;     -- 7 input functions                                    ; 1                     ;       ;
;     -- 6 input functions                                    ; 150                   ;       ;
;     -- 5 input functions                                    ; 180                   ;       ;
;     -- 4 input functions                                    ; 193                   ;       ;
;     -- <=3 input functions                                  ; 506                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,070                 ;       ;
; Memory ALUT usage                                           ; 252                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 252                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,823                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,526 / 31,760        ; 8 %   ;
;         -- Secondary logic registers                        ; 297 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,662                 ;       ;
;         -- Routing optimization registers                   ; 161                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 300                   ;       ;
; I/O pins                                                    ; 0 / 314               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 3 / 270               ; 1 %   ;
; Total MLAB memory bits                                      ; 7,164                 ;       ;
; Total block memory bits                                     ; 2,368 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 30,720 / 2,764,800    ; 1 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 84                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.3% / 2.3% / 2.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 17.6% / 18.5% / 14.6% ;       ;
; Maximum fan-out                                             ; 3332                  ;       ;
; Highest non-global fan-out                                  ; 1322                  ;       ;
; Total fan-out                                               ; 18324                 ;       ;
; Average fan-out                                             ; 3.34                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; component_partition   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 156 / 15880 ( < 1 % ) ; 1122 / 15880 ( 7 % )  ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 156                   ; 1122                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 150 / 15880 ( < 1 % ) ; 1477 / 15880 ( 9 % )  ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                     ; 415                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                     ; 171                   ; 0                              ;
;         [c] ALMs used for registers                         ; 148                   ; 701                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 190                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 144 / 15880 ( < 1 % ) ; 357 / 15880 ( 2 % )   ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 150 / 15880 ( < 1 % ) ; 2 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 150                   ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 48 / 1588 ( 3 % )     ; 196 / 1588 ( 12 % )   ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 48                    ; 177                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 19                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2                     ; 1280                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 1                     ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 150                   ; 0                              ;
;     -- 5 input functions                                    ; 0                     ; 180                   ; 0                              ;
;     -- 4 input functions                                    ; 0                     ; 193                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                     ; 504                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 190                   ; 880                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 252                   ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 252                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 296 / 31760 ( < 1 % ) ; 2230 / 31760 ( 7 % )  ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 5 / 31760 ( < 1 % )   ; 292 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 301                   ; 2361                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 161                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 300                   ; 0                     ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 2368                  ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 30720                 ; 0                              ;
; M10K block                                                  ; 0 / 270 ( 0 % )       ; 3 / 270 ( 1 % )       ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 0 / 84 ( 0 % )        ; 2 / 84 ( 2 % )        ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 72                    ; 4634                  ; 0                              ;
;     -- Registered Input Connections                         ; 25                    ; 3902                  ; 0                              ;
;     -- Output Connections                                   ; 4634                  ; 72                    ; 0                              ;
;     -- Registered Output Connections                        ; 1591                  ; 64                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 5502                  ; 17794                 ; 0                              ;
;     -- Registered Connections                               ; 1690                  ; 11545                 ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 4706                  ; 0                              ;
;     -- component_partition                                  ; 4706                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 228                   ; 228                   ; 0                              ;
;     -- Output Ports                                         ; 72                    ; 72                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 64                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 64                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 2                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 4                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 102                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                      ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                                                                 ; 1277.5 (155.5)       ; 1624.0 (148.5)                   ; 498.5 (143.0)                                     ; 152.0 (150.0)                    ; 190.0 (0.0)          ; 1030 (2)            ; 2823 (301)                ; 0 (0)         ; 2368              ; 3     ; 2          ; 0    ; 300          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; quartus_compile                                                  ; work         ;
;    |matvec:matvec_inst|                                                                                                                                                                          ; 1122.0 (1.0)         ; 1475.5 (1.0)                     ; 355.5 (0.0)                                       ; 2.0 (0.0)                        ; 190.0 (0.0)          ; 1028 (2)            ; 2522 (0)                  ; 0 (0)         ; 2368              ; 3     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec                                                           ; matvec       ;
;       |matvec_internal:matvec_internal_inst|                                                                                                                                                     ; 1121.0 (0.0)         ; 1474.5 (0.0)                     ; 355.5 (0.0)                                       ; 2.0 (0.0)                        ; 190.0 (0.0)          ; 1026 (0)            ; 2522 (0)                  ; 0 (0)         ; 2368              ; 3     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; matvec_internal                                                  ; matvec       ;
;          |acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|                                                                                                                                   ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_to_avm                                                    ; matvec       ;
;          |matvec_function_wrapper:matvec_internal|                                                                                                                                               ; 1065.5 (0.3)         ; 1344.7 (0.3)                     ; 281.3 (0.0)                                       ; 2.0 (0.0)                        ; 190.0 (0.0)          ; 968 (1)             ; 2271 (0)                  ; 0 (0)         ; 2368              ; 3     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_function_wrapper                                          ; matvec       ;
;             |matvec_function:thematvec_function|                                                                                                                                                 ; 1065.0 (0.0)         ; 1344.4 (0.0)                     ; 281.4 (0.0)                                       ; 2.0 (0.0)                        ; 190.0 (0.0)          ; 967 (0)             ; 2271 (0)                  ; 0 (0)         ; 2368              ; 3     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_function                                                  ; matvec       ;
;                |matvec_bb_B1_start:thebb_matvec_B1_start|                                                                                                                                        ; 91.1 (0.0)           ; 105.4 (0.0)                      ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 185 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; matvec_bb_B1_start                                               ; matvec       ;
;                   |matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|                                                                                                           ; 91.1 (0.0)           ; 105.4 (0.0)                      ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 185 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec_bb_B1_start_stall_region                                  ; matvec       ;
;                      |matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg|                                                                                                                    ; -0.2 (-0.2)          ; 0.6 (0.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; matvec_B1_start_merge_reg                                        ; matvec       ;
;                      |matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|                                                                  ; 20.2 (0.0)           ; 31.9 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; matvec_i_iord_bl_call_unnamed_matvec2_matvec0                    ; matvec       ;
;                         |hld_iord:theiord|                                                                                                                                                       ; 20.2 (0.0)           ; 31.9 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_iord                                                         ; matvec       ;
;                            |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                      ; 20.2 (0.0)           ; 31.9 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; hld_iord_stall_valid                                             ; matvec       ;
;                               |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                      ; 20.2 (20.2)          ; 31.9 (31.9)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                  ; matvec       ;
;                      |matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7|                                                     ; 27.5 (0.0)           ; 28.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0        ; matvec       ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1|                                                                                                ; 27.5 (27.5)          ; 28.2 (28.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; matvec       ;
;                      |matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8|                                                     ; 27.5 (0.0)           ; 28.6 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0        ; matvec       ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1|                                                                                                ; 27.5 (27.5)          ; 28.6 (28.6)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; matvec       ;
;                      |matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9|                                                     ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0        ; matvec       ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1|                                                                                                ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; matvec       ;
;                      |matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                ; matvec       ;
;                         |matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg            ; matvec       ;
;                |matvec_bb_B2:thebb_matvec_B2|                                                                                                                                                    ; 90.8 (0.0)           ; 99.9 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 121 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_bb_B2                                                     ; matvec       ;
;                   |matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|                                                                                                                       ; 90.8 (15.4)          ; 99.9 (17.6)                      ; 9.2 (2.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 121 (12)            ; 137 (39)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_bb_B2_stall_region                                        ; matvec       ;
;                      |matvec_B2_merge_reg:thematvec_B2_merge_reg_aunroll_x|                                                                                                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_B2_merge_reg:thematvec_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; matvec_B2_merge_reg                                              ; matvec       ;
;                      |matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|                                                                               ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0                     ; matvec       ;
;                         |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1|                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_pop                                                          ; matvec       ;
;                         |matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg                 ; matvec       ;
;                      |matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|                                 ; 72.6 (0.3)           ; 79.6 (0.5)                       ; 7.0 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 104 (1)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1   ; matvec       ;
;                         |matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|              ; 36.2 (0.3)           ; 41.9 (0.5)                       ; 5.8 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 30 (1)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                        ; matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0 ; matvec       ;
;                            |matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x| ; 32.8 (0.0)           ; 38.4 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x                                                                                                                                                                                                                                    ; matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo ; matvec       ;
;                               |hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|                                                                          ; 32.8 (0.0)           ; 38.4 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0                                                                                                                                            ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 32.8 (3.3)           ; 38.4 (5.0)                       ; 5.6 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (7)              ; 35 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                              ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                    ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                           ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 1.0 (0.0)            ; 2.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                    ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.0 (1.0)            ; 2.8 (2.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                           ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 5.2 (4.7)            ; 6.8 (5.3)                        ; 1.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                          ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                 ; altdpram                                                         ; work         ;
;                                        |dpram_or32:auto_generated|                                                                                                                               ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated                       ; dpram_or32                                                       ; work         ;
;                            |matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector                                                                                                                                                                                                                                          ; matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector ; matvec       ;
;                               |acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector                                                                                                                           ; acl_full_detector                                                ; matvec       ;
;                         |matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|                      ; 36.2 (10.2)          ; 37.2 (10.6)                      ; 1.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (36)             ; 53 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0 ; matvec       ;
;                            |matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|                                                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2                                                                                                                                                                                                                                                                                                                          ; matvec_i_llvm_fpga_pipeline_keep_going9_0                        ; matvec       ;
;                               |acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1|                                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1                                                                                                                                                                                                                                                                 ; acl_pipeline                                                     ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10|                                                                                  ; 13.7 (0.0)           ; 13.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10                                                                                                                                                                                                                                                                                                                             ; matvec_i_llvm_fpga_pop_i32_i_032_pop9_0                          ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1|                                                                                                                ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10|acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3|                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3                                                                                                                                                                                                                                                                                                          ; matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0                ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1|                                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1                                                                                                                                                                                                                                              ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|                                                                              ; 8.8 (0.0)            ; 9.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12                                                                                                                                                                                                                                                                                                                         ; matvec_i_llvm_fpga_push_i32_i_032_push9_0                        ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|                                                                                                             ; 8.8 (0.3)            ; 9.2 (0.3)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1                                                                                                                                                                                                                                                                    ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 8.5 (8.5)            ; 8.9 (8.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|                                                           ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9                                                                                                                                                                                                                                                                                                      ; matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0              ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|                                                                                                   ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1                                                                                                                                                                                                                                       ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; matvec       ;
;                |matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x|                                                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; matvec_bb_B2_sr_1                                                ; matvec       ;
;                |matvec_bb_B3:thebb_matvec_B3|                                                                                                                                                    ; 598.6 (0.0)          ; 783.7 (0.0)                      ; 187.1 (0.0)                                       ; 2.0 (0.0)                        ; 120.0 (0.0)          ; 572 (0)             ; 1361 (0)                  ; 0 (0)         ; 2240              ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_bb_B3                                                     ; matvec       ;
;                   |matvec_B3_branch:thematvec_B3_branch|                                                                                                                                         ; 17.0 (17.0)          ; 32.9 (32.9)                      ; 15.9 (15.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_B3_branch                                                 ; matvec       ;
;                   |matvec_B3_merge:thematvec_B3_merge|                                                                                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_merge:thematvec_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_B3_merge                                                  ; matvec       ;
;                   |matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|                                                                                                                       ; 580.3 (4.5)          ; 750.0 (4.5)                      ; 171.8 (0.0)                                       ; 2.0 (0.0)                        ; 120.0 (0.0)          ; 568 (9)             ; 1290 (6)                  ; 0 (0)         ; 2240              ; 2     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_bb_B3_stall_region                                        ; matvec       ;
;                      |acl_data_fifo:thecoalesced_delay_0_fifo|                                                                                                                                   ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; matvec       ;
;                         |acl_fifo:fifo|                                                                                                                                                          ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; matvec       ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                                                              ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; matvec       ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                    ; 18.9 (1.8)           ; 27.5 (2.5)                       ; 8.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 54 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; matvec       ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                                                                     ; 1.8 (0.0)            ; 3.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                                                                     ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                           ; 6.8 (6.0)            ; 7.5 (6.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                         ; 7.2 (6.7)            ; 10.0 (8.5)                       ; 2.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_6v62:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_syncram_6v62                                              ; work         ;
;                                        |altsyncram_h4b4:altsyncram1|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_h4b4                                                  ; work         ;
;                      |acl_data_fifo:thecoalesced_delay_1_fifo|                                                                                                                                   ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; matvec       ;
;                         |acl_fifo:fifo|                                                                                                                                                          ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; matvec       ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                                                              ; 18.9 (0.0)           ; 27.5 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 54 (0)                    ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; matvec       ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                    ; 18.9 (2.3)           ; 27.5 (3.3)                       ; 8.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 54 (3)                    ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; matvec       ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                                                                     ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                                                                     ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                                                                      ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                           ; 6.8 (5.8)            ; 8.0 (6.5)                        ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                         ; 6.7 (6.5)            ; 8.3 (6.7)                        ; 1.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_i272:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_syncram_i272                                              ; work         ;
;                                        |altsyncram_t7b4:altsyncram1|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2112              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_t7b4                                                  ; work         ;
;                      |matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x|                                                                                                                      ; 32.4 (32.4)          ; 32.5 (32.5)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; matvec_B3_merge_reg                                              ; matvec       ;
;                      |matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|                                                                                       ; 116.9 (0.0)          ; 146.8 (0.0)                      ; 30.8 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 100 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; matvec_i_llvm_fpga_mem_unnamed_8_matvec0                         ; matvec       ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|                                                                                                                     ; 108.2 (0.0)          ; 132.2 (0.0)                      ; 25.0 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 99 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lsu_top                                                          ; matvec       ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                                                   ; 108.2 (5.1)          ; 132.2 (5.3)                      ; 25.0 (0.2)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 99 (11)             ; 143 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; matvec       ;
;                               |hld_fifo:data_fifo|                                                                                                                                               ; 38.7 (0.0)           ; 45.7 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 38.7 (2.8)           ; 45.7 (3.0)                       ; 7.5 (0.2)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (5)              ; 44 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 7.5 (6.5)            ; 8.0 (6.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.4)            ; 8.5 (7.0)                        ; 3.5 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                     ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                                                               ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                           ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                                                              ; 35.8 (0.0)           ; 45.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 35.8 (2.5)           ; 45.3 (3.4)                       ; 9.5 (0.9)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 29 (6)              ; 45 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 1.2 (0.0)            ; 2.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.2 (1.2)            ; 2.2 (2.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 5.8 (5.3)            ; 7.5 (6.0)                        ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 8.5 (7.0)                        ; 3.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                    ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                                                               ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                                                                ; 28.6 (0.0)           ; 35.9 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; matvec       ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                                                                  ; 28.6 (4.3)           ; 35.9 (5.5)                       ; 7.8 (1.3)                                         ; 0.5 (0.2)                        ; 10.0 (0.0)           ; 31 (8)              ; 48 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_latency_one_ram_fifo                                         ; matvec       ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.6 (5.0)            ; 7.0 (5.5)                        ; 1.5 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.4)            ; 7.4 (6.2)                        ; 2.3 (0.9)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; -0.1 (-0.1)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                                                               ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; dpram_g432                                                       ; work         ;
;                         |matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0|                                                                                          ; 8.8 (8.8)            ; 14.6 (14.6)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; matvec_readdata_reg_unnamed_8_matvec0                            ; matvec       ;
;                      |matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|                                                                                       ; 117.3 (0.0)          ; 146.0 (0.0)                      ; 29.7 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 100 (0)             ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; matvec_i_llvm_fpga_mem_unnamed_9_matvec0                         ; matvec       ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|                                                                                                                     ; 109.2 (0.0)          ; 129.2 (0.0)                      ; 21.0 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 99 (0)              ; 145 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lsu_top                                                          ; matvec       ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                                                   ; 109.2 (5.2)          ; 129.2 (5.6)                      ; 21.0 (0.4)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 99 (11)             ; 145 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lsu_pipelined_read                                               ; matvec       ;
;                               |hld_fifo:data_fifo|                                                                                                                                               ; 38.3 (0.0)           ; 45.4 (0.0)                       ; 7.6 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 38.3 (2.2)           ; 45.4 (3.2)                       ; 7.6 (1.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (5)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 7.5 (6.5)            ; 8.0 (6.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.9 (5.4)            ; 8.3 (7.0)                        ; 2.7 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                     ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                                                               ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                           ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                                                              ; 37.8 (0.0)           ; 43.8 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 37.8 (3.2)           ; 43.8 (4.0)                       ; 6.5 (0.8)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (6)              ; 45 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 1.0 (0.0)            ; 2.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.0 (1.0)            ; 2.2 (2.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 6.5 (5.4)            ; 6.5 (5.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.8 (5.3)            ; 7.2 (5.8)                        ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                    ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                                                               ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                                                                ; 27.8 (0.0)           ; 34.3 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; matvec       ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                                                                  ; 27.8 (3.6)           ; 34.3 (3.6)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 31 (8)              ; 50 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_latency_one_ram_fifo                                         ; matvec       ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.3 (5.3)            ; 7.0 (5.5)                        ; 1.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.3)            ; 7.7 (6.2)                        ; 2.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                                                               ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; dpram_g432                                                       ; work         ;
;                         |matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1|                                                                                          ; 8.2 (8.2)            ; 16.8 (16.8)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; matvec_readdata_reg_unnamed_9_matvec1                            ; matvec       ;
;                      |matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|                                                     ; 220.8 (0.3)          ; 296.3 (0.7)                      ; 75.5 (0.4)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 206 (1)             ; 625 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1             ; matvec       ;
;                         |matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|                                      ; 220.5 (152.7)        ; 295.6 (212.1)                    ; 75.1 (59.3)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 205 (177)           ; 625 (473)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0       ; matvec       ;
;                            |altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|                                                                     ; 20.3 (0.0)           ; 20.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem                                                                                                                                                                                                                                                                                                                                                    ; altera_syncram                                                   ; work         ;
;                               |altera_syncram_e362:auto_generated|                                                                                                                               ; 20.3 (0.0)           ; 20.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated                                                                                                                                                                                                                                                                                                                 ; altera_syncram_e362                                              ; work         ;
;                                  |altsyncram_1n94:altsyncram1|                                                                                                                                   ; 20.3 (20.3)          ; 20.5 (20.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1                                                                                                                                                                                                                                                                                     ; altsyncram_1n94                                                  ; work         ;
;                            |dspba_delay_ver:i_masked_matvec37_delay|                                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|dspba_delay_ver:i_masked_matvec37_delay                                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; matvec       ;
;                            |dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6|                                                                                                            ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6                                                                                                                                                                                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|                                              ; 8.4 (0.0)            ; 11.7 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16                                                                                                                                                                                                                                                                                                                             ; matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0        ; matvec       ;
;                               |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1|                                                                                          ; 8.4 (8.4)            ; 11.7 (11.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1                                                                                                                                                                                                                                                     ; acl_ffwddst                                                      ; matvec       ;
;                            |matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|                                                  ; 9.0 (0.0)            ; 12.8 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23                                                                                                                                                                                                                                                                                                                                 ; matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0          ; matvec       ;
;                               |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1|                                                                                            ; 9.0 (9.0)            ; 12.8 (12.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1                                                                                                                                                                                                                                                           ; acl_ffwddst                                                      ; matvec       ;
;                            |matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|                                                                                 ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6                                                                                                                                                                                                                                                                                                                                                                ; matvec_i_llvm_fpga_pipeline_keep_going_0                         ; matvec       ;
;                               |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|                                                                                                          ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1                                                                                                                                                                                                                                                                                                        ; acl_pipeline                                                     ; matvec       ;
;                                  |acl_pop:pop1|                                                                                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop1                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; matvec       ;
;                                  |acl_pop:pop2|                                                                                                                                                  ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop2                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; matvec       ;
;                                  |acl_push:push|                                                                                                                                                 ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; matvec       ;
;                                     |acl_staging_reg:staging_reg|                                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38|                                                                      ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38                                                                                                                                                                                                                                                                                                                                                     ; matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0                    ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1|                                                                                                          ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38|acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1                                                                                                                                                                                                                                                                                             ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40|                                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40                                                                                                                                                                                                                                                                                                                                                         ; matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0                      ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1|                                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40|acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1                                                                                                                                                                                                                                                                                                   ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2|                                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2                                                                                                                                                                                                                                                                                                                                                            ; matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0                       ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1|                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1                                                                                                                                                                                                                                                                                                       ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27                                                                                                                                                                                                                                                                                                                                             ; matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0                ; matvec       ;
;                               |acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1                                                                                                                                                                                                                                                                                 ; acl_pop                                                          ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|                                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39                                                                                                                                                                                                                                                                                                                                                 ; matvec_i_llvm_fpga_push_i1_exitcond317_push16_0                  ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|                                                                                                       ; 1.0 (0.3)            ; 1.0 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1                                                                                                                                                                                                                                                                                      ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|                                                                        ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11                                                                                                                                                                                                                                                                                                                                                       ; matvec_i_llvm_fpga_push_i1_lastiniteration_0                     ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|                                                                                                          ; 1.2 (0.3)            ; 1.3 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; matvec       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                   ; acl_staging_reg                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|                                                                      ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41                                                                                                                                                                                                                                                                                                                                                     ; matvec_i_llvm_fpga_push_i1_notcmp718_push17_0                    ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|                                                                                                         ; 0.9 (0.0)            ; 1.2 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1                                                                                                                                                                                                                                                                                            ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|                                                                                ; 1.5 (0.0)            ; 2.4 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31                                                                                                                                                                                                                                                                                                                                                               ; matvec_i_llvm_fpga_push_i1_notexitcond_0                         ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|                                                                                                              ; 1.5 (0.4)            ; 2.4 (0.4)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; matvec       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                   ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34                                                                                                                                                                                                                                                                                                                                                       ; matvec_i_llvm_fpga_push_i2_cleanups_push15_0                     ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|                                                                                                          ; 1.0 (0.3)            ; 1.0 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|                                                              ; 8.3 (0.0)            ; 15.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13                                                                                                                                                                                                                                                                                                                                             ; matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0                ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|                                                                                                     ; 8.3 (0.0)            ; 15.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1                                                                                                                                                                                                                                                                                ; acl_push                                                         ; matvec       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                   ; 8.3 (8.3)            ; 15.0 (15.0)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|                                                                            ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26                                                                                                                                                                                                                                                                                                                                                           ; matvec_i_llvm_fpga_push_i32_j_030_push13_0                       ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|                                                                                                            ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; matvec       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                                   ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|                                                          ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36                                                                                                                                                                                                                                                                                                                                         ; matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0              ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|                                                                                                   ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1                                                                                                                                                                                                                                                                          ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; matvec       ;
;                      |matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|                                                           ; 49.5 (0.0)           ; 69.0 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6                ; matvec       ;
;                         |matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0 ; matvec       ;
;                            |acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1                                                                                                                                                                                                                                                                                                                                                           ; acl_enable_sink                                                  ; matvec       ;
;                         |matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|                                            ; 49.2 (40.4)          ; 68.7 (59.9)                      ; 19.5 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (46)             ; 161 (128)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0          ; matvec       ;
;                            |matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|                                                                         ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5                                                                                                                                                                                                                                                                                                                                                                    ; matvec_i_llvm_fpga_push_i32_tmp_031_push12_0                     ; matvec       ;
;                               |acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|                                                                                                          ; 8.8 (0.3)            ; 8.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1                                                                                                                                                                                                                                                                                                            ; acl_push                                                         ; matvec       ;
;                                  |acl_data_fifo:fifo|                                                                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; matvec       ;
;                |matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x|                                                                                                                                ; 9.5 (9.5)            ; 11.0 (11.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; matvec_bb_B3_sr_1                                                ; matvec       ;
;                |matvec_bb_B4:thebb_matvec_B4|                                                                                                                                                    ; 248.5 (0.0)          ; 300.8 (0.0)                      ; 52.3 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 187 (0)             ; 474 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_bb_B4                                                     ; matvec       ;
;                   |matvec_B4_branch:thematvec_B4_branch|                                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_B4_branch:thematvec_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; matvec_B4_branch                                                 ; matvec       ;
;                   |matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|                                                                                                                       ; 247.5 (116.7)        ; 299.8 (144.5)                    ; 52.3 (27.7)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 185 (65)            ; 473 (275)                 ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_bb_B4_stall_region                                        ; matvec       ;
;                      |acl_data_fifo:thecoalesced_delay_0_fifo|                                                                                                                                   ; 20.4 (0.0)           ; 28.0 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 56 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; matvec       ;
;                         |acl_fifo:fifo|                                                                                                                                                          ; 20.4 (0.0)           ; 28.0 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 56 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; matvec       ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                                                              ; 20.4 (0.0)           ; 28.0 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 56 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; matvec       ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                    ; 20.4 (3.4)           ; 28.0 (3.4)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 56 (4)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; matvec       ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                                                                     ; 1.8 (0.0)            ; 3.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 1.8 (1.8)            ; 3.1 (3.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                                                                     ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; matvec       ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                                                                   ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; matvec       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                                                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                           ; 7.3 (6.3)            ; 8.0 (6.5)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                         ; 5.8 (6.0)            ; 9.0 (7.5)                        ; 3.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_6v62:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_syncram_6v62                                              ; work         ;
;                                        |altsyncram_h4b4:altsyncram1|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_h4b4                                                  ; work         ;
;                      |matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|                                                     ; 8.0 (0.0)            ; 12.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0        ; matvec       ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|                                                                                                ; 8.0 (8.0)            ; 12.0 (12.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwddst                                                      ; matvec       ;
;                      |matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|                                                                                                         ; 98.0 (0.0)           ; 111.0 (0.0)                      ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 76 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; matvec_i_llvm_fpga_mem_memdep_0                                  ; matvec       ;
;                         |lsu_top:thei_llvm_fpga_mem_memdep_matvec1|                                                                                                                              ; 98.0 (0.0)           ; 111.0 (0.0)                      ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 76 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lsu_top                                                          ; matvec       ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                                                                 ; 98.0 (9.3)           ; 111.0 (10.0)                     ; 13.0 (0.7)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 76 (19)             ; 103 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_write                                              ; matvec       ;
;                               |hld_fifo:data_fifo|                                                                                                                                               ; 56.3 (0.0)           ; 64.2 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 27 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; matvec       ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                                 ; 56.3 (1.8)           ; 64.2 (2.2)                       ; 7.8 (0.4)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 27 (4)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; matvec       ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                                  ; 1.0 (0.0)            ; 2.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                        ; 6.0 (5.0)            ; 7.5 (6.0)                        ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 6.1 (5.8)            ; 8.2 (6.7)                        ; 2.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                               ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altdpram                                                         ; work         ;
;                                        |dpram_jr32:auto_generated|                                                                                                                               ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                    ; dpram_jr32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                                                                ; 32.3 (0.0)           ; 36.8 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; matvec       ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                                                                  ; 32.3 (4.7)           ; 36.8 (4.7)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (7)              ; 47 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_latency_one_ram_fifo                                         ; matvec       ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                                                                  ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; matvec       ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                                ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; matvec       ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.8 (6.3)            ; 7.5 (6.7)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; matvec       ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                                                      ; 6.9 (6.3)            ; 9.0 (7.5)                        ; 2.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; matvec       ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                                ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; matvec       ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                                                               ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ; dpram_g432                                                       ; work         ;
;                      |matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|                                                                           ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0                   ; matvec       ;
;                         |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|                                                                                                              ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_push                                                         ; matvec       ;
;                            |acl_data_fifo:fifo|                                                                                                                                                  ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; matvec       ;
;                               |acl_data_fifo:fifo|                                                                                                                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; matvec       ;
;                                  |acl_ll_fifo:fifo|                                                                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ll_fifo                                                      ; matvec       ;
;                               |acl_staging_reg:staging_reg|                                                                                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_staging_reg                                                  ; matvec       ;
;                |matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x|                                                                                                                                ; 18.2 (18.2)          ; 33.7 (33.7)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; matvec_bb_B4_sr_0                                                ; matvec       ;
;                |matvec_bb_B5:thebb_matvec_B5|                                                                                                                                                    ; 3.1 (0.0)            ; 4.1 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec_bb_B5                                                     ; matvec       ;
;                   |matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|                                                                                                                       ; 3.1 (0.0)            ; 4.1 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; matvec_bb_B5_stall_region                                        ; matvec       ;
;                      |matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|                                                                      ; 1.8 (0.0)            ; 2.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; matvec_i_iowr_bl_return_unnamed_matvec11_matvec0                 ; matvec       ;
;                         |hld_iowr:theiowr|                                                                                                                                                       ; 1.8 (0.0)            ; 2.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; matvec       ;
;                            |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                      ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_iowr_stall_valid                                             ; matvec       ;
;                      |matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|                                                                       ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; matvec_i_llvm_fpga_push_token_i1_throttle_push_0                 ; matvec       ;
;                         |acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|                                                                                                            ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_push                                                         ; matvec       ;
;                            |acl_token_fifo_counter:fifo|                                                                                                                                         ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_token_fifo_counter                                           ; matvec       ;
;                |matvec_bb_B5_sr_0:thebb_matvec_B5_sr_0_aunroll_x|                                                                                                                                ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5_sr_0:thebb_matvec_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; matvec_bb_B5_sr_0                                                ; matvec       ;
;                |matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr|                                                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; matvec_i_llvm_fpga_pipeline_keep_going_6_sr                      ; matvec       ;
;                |matvec_loop_limiter_0:theloop_limiter_matvec0|                                                                                                                                   ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; matvec_loop_limiter_0                                            ; matvec       ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; matvec       ;
;                |matvec_loop_limiter_1:theloop_limiter_matvec1|                                                                                                                                   ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; matvec_loop_limiter_1                                            ; matvec       ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                                                  ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; matvec       ;
;          |matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|                                                                                                                    ; 55.8 (0.8)           ; 129.4 (1.3)                      ; 73.7 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 250 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; matvec_internal_ic_18252752692117882361                          ; matvec       ;
;             |acl_arb2:a[0].a|                                                                                                                                                                    ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                                         ; matvec       ;
;             |acl_arb2:a[1].a|                                                                                                                                                                    ; 9.4 (9.4)            ; 11.9 (11.9)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                                         ; matvec       ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                                                                      ; 13.1 (13.1)          ; 25.0 (25.0)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                             ; matvec       ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                                                                      ; 5.2 (5.2)            ; 14.5 (14.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                             ; matvec       ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                                                                      ; 7.7 (7.7)            ; 32.5 (32.5)                      ; 24.8 (24.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                             ; matvec       ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                                                                                      ; 2.2 (2.2)            ; 15.6 (15.6)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb_pipeline_reg                                             ; matvec       ;
;             |acl_ic_agent_endpoint:s.s_endp|                                                                                                                                                     ; 16.5 (0.0)           ; 27.6 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_agent_endpoint                                            ; matvec       ;
;                |acl_ic_agent_rrp:rrp|                                                                                                                                                            ; 16.5 (9.8)           ; 27.6 (19.0)                      ; 11.1 (9.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 54 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_agent_rrp                                                 ; matvec       ;
;                   |acl_ll_fifo:read_fifo|                                                                                                                                                        ; 6.7 (6.7)            ; 8.6 (8.6)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; matvec       ;
;             |acl_ic_host_endpoint:m[0].m_endp|                                                                                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_host_endpoint                                             ; matvec       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y9_N45   ; 3080    ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|o_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y12_N27   ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X10_Y11_N38       ; 184     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_coalesced_delay_0_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y5_N9    ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|SE_out_i_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x_StallValid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y5_N54    ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                     ; FF_X8_Y6_N59         ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                               ; FF_X9_Y5_N41         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; FF_X6_Y4_N20         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                  ; FF_X6_Y4_N56         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                 ; MLABCELL_X6_Y4_N33   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y6_N12   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                              ; LABCELL_X17_Y8_N3    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y5_N48   ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X11_Y3_N44        ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y3_N11        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X14_Y3_N49        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X9_Y3_N38         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y3_N40        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X14_Y3_N33  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X14_Y3_N2         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y3_N3   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y3_N9     ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X4_Y8_N41         ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X6_Y2_N20         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X3_Y3_N7          ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X6_Y5_N44         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X6_Y5_N19         ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y5_N30   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X4_Y8_N49         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y5_N57   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y5_N39   ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y7_N27    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X22_Y4_N32        ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X21_Y4_N38        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y4_N55        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y4_N11        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                   ; FF_X27_Y4_N19        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y3_N0    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X21_Y3_N44        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X19_Y5_N24  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y4_N57   ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X9_Y7_N50         ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y7_N2         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                    ; FF_X14_Y7_N55        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X9_Y6_N32         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y7_N37         ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y9_N15   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y7_N40         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y9_N27   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y7_N33    ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X11_Y3_N56        ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X15_Y3_N29        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                ; FF_X13_Y3_N49        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X10_Y3_N20        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                     ; FF_X13_Y3_N8         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y3_N33   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y3_N48   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X14_Y5_N18  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y5_N51   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X21_Y7_N59        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y3_N38        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y3_N55        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y3_N23        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y3_N44        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y3_N0    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y3_N46        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X19_Y4_N12  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y4_N48   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X21_Y5_N50        ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X23_Y5_N56        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y5_N14        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X15_Y5_N56        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y5_N44        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y5_N36   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y5_N25        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y8_N42   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y5_N30   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X13_Y4_N26        ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X9_Y4_N41         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                ; FF_X13_Y4_N38        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X9_Y4_N59         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                     ; FF_X13_Y4_N34        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y2_N6    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y2_N57   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y4_N6    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1|stall_out                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y7_N54    ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1|stall_out                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y7_N36   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1|valid_reg~0                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y5_N27   ; 486     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y6_N36   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X9_Y9_N3     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                  ; FF_X10_Y7_N8         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                       ; FF_X10_Y15_N26       ; 77      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y7_N57   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist11_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_1_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y5_N21    ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_enaAnd_q[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y7_N21   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist23_sync_together76_aunroll_x_in_c0_eni5_1_tpl_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X11_Y5_N38        ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist24_sync_together76_aunroll_x_in_c0_eni5_1_tpl_3_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y7_N47        ; 48      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1|enable                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y5_N51   ; 151     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y5_N51   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X11_Y7_N17        ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y9_N0    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist1_i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X19_Y10_N21 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist2_stall_entry_o4_1_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X21_Y9_N39   ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist5_stall_entry_o7_3_1_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y9_N18   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SE_redist5_stall_entry_o7_3_2_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y10_N30  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SR_SE_redist1_i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X18_Y10_N56       ; 65      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|SR_SE_redist5_stall_entry_o7_3_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X21_Y9_N35        ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X19_Y8_N5         ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X22_Y5_N38        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y5_N55        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y6_N32        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X23_Y8_N25        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y6_N36   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y6_N43        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y6_N24   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y6_N42  ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|stall_out~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y9_N18   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y10_N18 ; 88      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X19_Y8_N29        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X22_Y12_N32       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X22_Y12_N56       ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X19_Y10_N44       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X21_Y10_N16       ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y10_N33  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X22_Y10_N25       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y10_N30  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X18_Y8_N59        ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X18_Y9_N38        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                         ; FF_X18_Y9_N7         ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y12_N56       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                              ; FF_X18_Y10_N31       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y11_N51  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y11_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y6_N54   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X13_Y5_N56        ; 135     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y5_N51   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[22]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y8_N12   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y8_N9    ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y8_N24   ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y8_N15   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y7_N15   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y7_N39   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y7_N3    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y7_N39   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y16_N6  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X13_Y7_N8         ; 1320    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X67_Y9_N45 ; 3080    ; Global Clock         ; GCLK9            ; --                        ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 1322           ;
+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072 ; 32                          ; 33                          ; 32                          ; 33                          ; 1056                ; 0           ; 2     ; None ; LAB_X8_Y4_N0, LAB_X8_Y3_N0                                    ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M10K_X12_Y3_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 35           ; 64           ; 35           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 64                          ; 33                          ; 64                          ; 33                          ; 2112                ; 1           ; 0     ; None ; M10K_X5_Y8_N0                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                     ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y5_N0, LAB_X25_Y3_N0                                  ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X14_Y11_N0, LAB_X6_Y10_N0                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                  ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X6_Y3_N0                                                  ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                     ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y4_N0, LAB_X25_Y2_N0                                  ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X25_Y8_N0, LAB_X25_Y7_N0                                  ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                  ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X14_Y2_N0                                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64   ; 2                           ; 30                          ; 2                           ; 30                          ; 60                  ; 0           ; 2     ; None ; LAB_X6_Y7_N0, LAB_X14_Y8_N0                                   ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M10K_X20_Y6_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                              ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X25_Y11_N0, LAB_X25_Y10_N0, LAB_X25_Y9_N0, LAB_X25_Y12_N0 ;                      ;                 ;                 ;          ;                        ;                             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y11_N0                                                ;                      ;                 ;                 ;          ;                        ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Mode                  ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|Mult3~mac ; Two Independent 18x18 ; DSP_X16_Y7_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|Add0~mac  ; Sum of two 18x18      ; DSP_X16_Y5_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,189 / 130,276 ( 3 % ) ;
; C12 interconnects                           ; 3 / 6,848 ( < 1 % )     ;
; C2 interconnects                            ; 1,382 / 51,436 ( 3 % )  ;
; C4 interconnects                            ; 549 / 25,120 ( 2 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 718 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 848 / 31,760 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 48 / 6,046 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 47 / 8,584 ( < 1 % )    ;
; R3 interconnects                            ; 1,770 / 56,712 ( 3 % )  ;
; R6 interconnects                            ; 2,294 / 131,000 ( 2 % ) ;
; Spine clocks                                ; 4 / 150 ( 3 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 364.0             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.687             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[28]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.664             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[23]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.597             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[8]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.586             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[11]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.569             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[24]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[5]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.539             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[3]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.539             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.539             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.539             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.539             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[1]                                                                                                                                                                                                                                                                                              ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.538             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[6]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.536             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[7]                                                                                                                                                                                                                                                                                              ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.533             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[7]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.532             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.531             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.531             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[4]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.531             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.530             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.528             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[21]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.528             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[10]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.523             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                                        ; 0.517             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist2_i_mul5_matvec2_ma3_cma_q_1_q[11]                                                                                                                                                                                                                                                                                                                                       ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                              ; 0.516             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist2_i_mul5_matvec2_ma3_cma_q_1_q[9]                                                                                                                                                                                                                                                                                                                                        ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                              ; 0.515             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist2_i_mul5_matvec2_ma3_cma_q_1_q[2]                                                                                                                                                                                                                                                                                                                                        ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|i_mul5_matvec2_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                              ; 0.513             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[22]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.506             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[20]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.502             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[17]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.466             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[25]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.462             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[17]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.455             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[13]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.455             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[29]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.454             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[27]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.453             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[23]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.452             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[12]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.451             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a32~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.451             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a32~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.451             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a32~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.448             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a32~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.448             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a32~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.448             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[1]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.447             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[18]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.447             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[2]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.446             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[0]                                                                                                                                                                                                                                                                                                                ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.446             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.443             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[25]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.439             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[21]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.439             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0] ; 0.439             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[19]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.437             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[19]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.437             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[11]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.437             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[25]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[16]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[9]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[7]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[5]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[1]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.436             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[4]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.435             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[17]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.435             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[0]                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.435             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[27]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.434             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[18]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.434             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[14]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.434             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|redist1_i_mul5_matvec2_sums_result_add_0_0_p1_of_2_q_1_q[10]                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                                                                ; 0.434             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[20]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.433             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[15]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.432             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist22_i_dot1_prod_matvec20_vt_select_31_b_1_q[22]                                                                                                                                                                                                                                                                                                               ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[29]                                                                                                                                                                                                                                                                                                                                    ; 0.432             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[28]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.430             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[24]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.430             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[26]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.429             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.429             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.429             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.429             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.429             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[26]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[22]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i32_j_030_pop13_matvec14_out_data_out_2_q[20]                                                                                                                                                                                                                                                                                             ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist13_i_llvm_fpga_pop_i1_notcmp718_pop17_matvec40_out_data_out_2_q[0]                                                                                                                                                                                                                                                                                           ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1|ram_block2a34~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.416             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                                          ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.address[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[13]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.415             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.414             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.414             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.414             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                   ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.413             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.413             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.413             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|gen_stallable.data_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|i_mptr_bitcast_index36_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.413             ;
; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|redist2_i_mptr_bitcast_index_matvec0_add_x_BitSelect_for_b_tessel0_1_b_1_q[14]                                                                                                                                                                                                                                                                                     ; matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|i_mptr_bitcast_index_matvec0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                                                  ; 0.412             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                       ;
+------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                                 ;
+------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                   ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                   ;
; fsv_skip_power_down                            ; on                                                                                                    ;
+------------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 3383 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 146 registers into blocks of type DSP block
    Extra Info (176218): Packed 249 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:14
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:15
Info (11888): Total time spent on timing analysis during the Fitter is 7.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Info (144001): Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6877 megabytes
    Info: Processing ended: Tue Jun 13 19:30:11 2023
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:02:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.fit.smsg.


