xmverilog(64): 19.03-s009: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xmverilog	19.03-s009: Started on Nov 21, 2019 at 06:47:47 EST
xmverilog
	+xm64bit
	+access+r
	-y
	./
	-y
	./../channel
	-y
	./../code
	+libext+.v+.sv+
	+uncdir+./
	+uncdir+./../channel
	+uncdir+./../code
	./tb_top.sv
file: ./tb_top.sv
	module worklib.tb_top:sv
		errors: 0, warnings: 0
file: ./../channel/channel_27dB.sv
	module channel.channel_27dB:sv
		errors: 0, warnings: 0
file: ./../code/prbs_gen_1b.v
	module gen_data.prbs_gen_1b:v
		errors: 0, warnings: 0
file: ./../code/adc_6b.sv
	module gen_data.adc_6b:sv
		errors: 0, warnings: 0
xmvlog: *W,LIBNOU: Library "./" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'gen_data' ....... Done
		Caching library 'channel' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb_top:sv <0x603de0ca>
			streams:  17, words:  6850
		gen_data.adc_6b:sv <0x4f9e3fd5>
			streams:  69, words: 22265
		gen_data.prbs_gen_1b:v <0x1235ce6d>
			streams:  10, words:  3899
		channel.channel_27dB:sv <0x0a7ba481>
			streams:  14, words:  7103
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Registers:              90      90
		Scalar wires:           78       -
		Vectored wires:          2       -
		Always blocks:           7       7
		Initial blocks:         20      20
		Cont. assignments:      66      66
		Pseudo assignments:      5       5
		Simulation timescale:  1fs
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /cad/package/cadence/XCELIUM1903/tools/xcelium/files/xmsimrc
xcelium> run
Memory Usage - Current physical: 52.6M, Current virtual: 277.4M
CPU Usage - 8.2s system + 196.5s user = 204.8s total (59.1% cpu)
Simulation complete via $finish(2) at time 80 US + 0
./tb_top.sv:98 		$finish(2);
xcelium> exit
TOOL:	xmverilog	19.03-s009: Exiting on Nov 21, 2019 at 06:53:34 EST  (total: 00:05:47)
