activeStackId %d Illegal access!!-> uhal_Hmcp_Dsp_Irq_Handler
activeStackId %d CPC DTX DeActivated by SCCH order!!!
activeStackId %d CPC DTX Activated by SCCH order!!!
activeStackId %d Triggering the random access in CellFach by SCCH order!!!
activeStackId %d wrong SCCH order!!!
uhal_Hmcp_setDsp_DpdExpectedApplyTime: failed, shmMapped is FALSE
uhal_Hmcp_Dsp_PhycTestRsp_Irq_Handler val2 %d
uhal_Hmcp_Dsp_PhycTestRsp_Irq_Handler failed hsLmacEnabled %d, shmMapped %d
[IPC:IPC_CONSUMER_ACTION_ID_ATI_PHYCTEST_3GF] execution=%d
uhal_Hmcp_sendIpc_ATI_PHYCTEST_3GF: isSet %d, val1 %d, val2 %d
uhal_Hmcp_sendIpc_ATI_PHYCTEST_3GF FAIL: isSet %d, val1 %d, val2 %d, hsLmacEnabled %d, shmMapped %d
hclpGatingLog : packLog00 %d, packLog01 %d, packLog02 %d, packLog03 %d, packLog04 %d, packLog05 %d, packLog06 %d
SetDMovClients: enable(%d), status(0x%x)
[IPC:IPC_ACTION_ID_HSPA_DSP_INIT] execution=%d
HSPA DSP Init time out [>2ms]
activeStackId %d DSP is set as HSPA mode
DSDS:ds_uphy_CDedicatedModeController_process: Data mover resume
[IPC:IPC_CONSUMER_ACTION_ID_SET_DSP_OPERATION_MODE] execution=%d
activeStackId %d Send DSP IPC to resume stack2 activeStackId = %d, hsdpaStarted[0] = %d, hsdpaStarted[1] = %d
DSP release time out [>1ms]
activeStackId %d Do not send IPC for 3G DSP release
[IPC:IPC_ACTION_ID_HSPA_RELEASE] execution=%d
activeStackId %d IPC send for 3G DSP release
activeStackId %d DSP is set as non HSPA mode
activeStackId %d DSP is set as non HSPA mode, DSP Release not sent
sinr[dB] %d, sinr mode %d, sw_tt_adjust_val %d, eq ref pos_fa0 %d, eq init cnt %d, sig_level0 %d, pm_sinr0 %d
cqi %d, rscp %d, iscp %d, sinr_sw %d, sw_tt_adjust_trace_fa0 %d, rms_mod_idx %d, tb_early_stop_result0 %d
num_phch %d, trbkSize %d, num_locked_fingers %d, max_harq_trans0 %d, max_harq_trans1 %d, harq_miss_cnt %d, harq_fail_cnt %d
sce_sum0 %d, sce_sum1 %d, sce_sum2 %d, sce_sum3 %d, sce_type3i_lock_en %d, sinrdB_path0 %d, sinrdB_path1 %d
sce_sum4 %d, sce_sum5 %d, sce_sum6 %d, sce_sum7 %d, sfn %d, dop_frm_corr %d, dop_corr %d
dc0_cell0_halfchip_pos %d, sce2_position %d, dc0_cell1_halfchip_pos %d, sce4_position %d, dc0_cell2_halfchip_pos %d, sce6_position %d, dc1_cell0_halfchip_pos %d
sce1_psc %d, sce2_psc %d, sce3_psc %d, sce4_psc %d, sce5_psc %d, sce6_psc %d, sce7_psc %d
sce1_eqinitcnt %d, sce2_eqinitcnt %d, sce3_eqinitcnt %d, sce4_eqinitcnt %d, sce5_eqinitcnt %d, sce6_eqinitcnt %d, sce7_eqinitcnt %d
ce_tap08 %d, ce_tap09 %d ce_tap10 %d ce_tap11 %d ce_tap12 %d ce_tap13: %d ce_tap14 %d
adap_cqi_offset %d, adap_cqi_offset_aux %d adap_target_bler %d, eq ref pos_fa1 %d, sw_tt_adjust_trace_fa1 %d, dm_second_order_iir_tg3_idx %d, dm_second_order_iir_tg5_idx %d
DrxEnabled %d, DrxActiveFlag %d, hicClrTog %d, hicClrSlot %d, tauDPCH_dsp %d, order_type %d, order_cmd %d,
scch_ctrl_frm %d, inv_rake_gating_frm %d, scch_on_frm %d, scch_on2_frm %d, pre_sinr_path0 %d, pre_sinr_path1 %d, dsch_reset_cnt %d
mixer ant1 %d mixer ant2 %d doppler mode frm %d ch mode frm %d rms_delay_frm %d, dm_ioEst %d, dm_second_order_iir_tg6_idx %d
Lambda0 %d, Lambda1 %d, Lambda2 %d, Lambda0_FA1 %d, EQ step %d, EQ leaky %d, dc4rx_rssi_fa0 0x%08X
delta_ack_offset %d, delta_nack_offset %d cpr_op_flag = 0x%x cpr_in0 = %d cpr_in1 = %d cpr_in2 = %d cpr_in3 = %d
cpr_in4 = %d cpr_in5 = %d cpr_in6 = %d cpr_in7 = %d, Lambda0_TX1 %d, Lambda1_FA1 %d, sinr mode FA1 %d
FA1 Carrier: cqi1 %d, cqi2 %d, sinr1[dB] %d, rscp1 %d, iscp1 %d, harq_fail_cnt2 %d, harq_miss_cnt2 %d
FA1 Carrier: num_phch2 %d, trbkSize2 %d, sig_level1 %d, pm_sinr1 %d, tb_early_stop_result1 %d, rms_mod_idx2 %d, dc4rx_rssi_fa1 0x%08X
FA2 Carrier: num_phch3 %d, trbkSize3 %d, harq_fail_cnt3 %d, harq_miss_cnt3 %d, max_harq_trans2 %d, rms_mod_idx3 %d, sinr2[dB] %d
hclp_rt_cnt %d, hclp_nrt_cnt %d hclp_nrt_reg_cnt %d scch_p1_done_cnt %d scch_p2_done_cnt %d dsch_dec_done_cnt %d tx_hs_cnt %d
tx_slot_0_cnt|tx_slot_1_cnt %d, tx_slot_2_cnt|dm_hw_rd_addr %d, dm_hw_rd_val0 %d, dm_hw_rd_val1 %d, dm_agc_cnt|dm_ce_cnt %d dm_hclp_sw_cnt %d dm_hic_cpich_sym_cnt %d
adap_target_bler_FA1 = %d, hclp_release_status_check_cnt = %d, sw_tt_adjust_trace_fa2 %d, eq ref pos_fa2 %d, dm_type3i_adjust_ref_pos_cnt %d, dm_type3i_adjust_ref_pos_idx %d,
TIMEMEAS FRM : dm_isrTmFrm_ce %d, dm_isrTmFrm_sinr %d, dm_isrTmFrm_p2d %d, dm_isrTmFrm_nrt_reg %d, dm_isrTmFrm_rt %d, dm_isrTmFrm_tx0 %d, dm_isrTmFrm_tx2 %d
TIMEMEAS MAX : dm_isrTmMax_ce %d, dm_isrTmMax_sinr %d, dm_isrTmMax_p2d %d, dm_isrTmMax_nrt_reg %d, dm_isrTmMax_rt %d, dm_isrTmMax_tx0 %d, dm_isrTmMax_tx2 %d
1st Carrier: CQI %d, scchAckCnt %3d, scchNackCnt %3d, dschAckCnt %3d, dschNackCnt %3d, Throughput %6d, numRxAnt %d
init_trans %d, retrans_1 %d, retrans_2 %d, retrans_3 %d, retrans_4 %d, retrans_5 %d, mac_entity %d
activeStackId %d 2nd Carrier: scchAckCnt2 %3d, scchNackCnt2 %3d, dschAckCnt2 %3d, dschNackCnt2 %3d, Throughput2 %6d, dc4rxEn|Idx_fa1|fa0 0x%03X
2nd Carrier: dc_2nd_act_cnt %d, dc_2nd_deact_cnt %d, dc_Throughput %d, pschIcVal7654 %d, pschIcVal3210 %d, sschIcVal7654 %d, sschIcVal3210 %d
hslp_cfg_info : cfg_sec_cell %d, rrc_state %d, h_rnti_flag %d, ded_h_rnti_0 0x%x, ded_h_rnti_1 0x%x, com_h_rnti 0x%x, bcch_h_rnti 0x%x
activeStackId %d HSDPCCH Cnt : hsAckCnt %3d hsNackCnt %3d hsCqiCnt %3d hsAckCnt2 %3d hsNackCnt2 %3d hsCqiCnt2 %3d
hslp_cfg_info : scch_num0 %d, scch_num1 %d, harq_proc_num0 %d, harq_proc_num1 %d, dc4rx_rssi_fa0_applied 0x%08X, dc4rx_rssi_fa1_applied 0x%08X
activeStackId %d MIMO: dschAckCnt %d dschNackCnt %d dschAckCnt2 %d, dschNackCnt2 %d
activeStackId %d init_trans %d, retrans_1 %d, retrans_2 %d, retrans_3 %d, retrans_4 %d, retrans_5 %d
activeStackId %d pschIcVal7654 %d, pschIcVal3210 %d, sschIcVal7654 %d, sschIcVal3210 %d
activeStackId %d 2nd Carrier: dc_2nd_act_cnt %d, dc_2nd_deact_cnt %d, scchOrderFlag %d
SCCH0, hap_trans0 %d tbs0 %d mod_numPhch0 %d list_num0 %d vit_llr_sum0 %d pm0 %d crc_bitmap0 %d
SCCH1, hap_trans1 %d tbs1 %d mod_numPhch1 %d list_num1 %d vit_llr_sum1 %d pm1 %d crc_bitmap1 %d
DSCH_STATUS, dec_mode01 %d demapper_mode01 %d status_pm_accm %d status_pm_scale %d status_demap_harq %d sch_dec_status %d sch_td_status %d
DSCH, HAP_0 %d, CRC_0 %d, TRBK_ON_0 %d, HAP_1 %d, CRC_1 %d, TRBK_ON_1 %d
