# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "G:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"assignment_time_impl.v" \

# Do not sort compile order
nosort
