Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Fri Jan 06 15:22:47 2017
| Host         : txjs-130 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file coarse_sync_control_sets_placed.rpt
| Design       : coarse_sync
| Device       : xc7z045
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    27 |
| Minimum Number of register sites lost to control set restrictions |    94 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             497 |           97 |
| No           | No                    | Yes                    |             141 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              70 |           18 |
| Yes          | No                    | Yes                    |            1334 |          333 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |                                  Enable Signal                                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+
|  axis_aclk_IBUF_BUFG | u3_tar/clear_addr[5]_i_1_n_0                                                    | axis_areset_IBUF |                2 |              6 |
|  axis_aclk_IBUF_BUFG | u1_psi/clear_addr[6]_i_1__0_n_0                                                 | axis_areset_IBUF |                2 |              7 |
|  axis_aclk_IBUF_BUFG | u2_phi/clear_addr[6]_i_1_n_0                                                    | axis_areset_IBUF |                2 |              7 |
|  axis_aclk_IBUF_BUFG | u3_tar/coarse_sync_fir_count_reg[0][0]                                          | axis_areset_IBUF |                3 |              7 |
|  axis_aclk_IBUF_BUFG | u3_tar/E[0]                                                                     | axis_areset_IBUF |                3 |              8 |
|  axis_aclk_IBUF_BUFG | u1_psi/u4_rd_addr_reg[8][0]                                                     | axis_areset_IBUF |                4 |              9 |
|  axis_aclk_IBUF_BUFG | u1_psi/u1_dout_addr[9]_i_1_n_0                                                  | axis_areset_IBUF |                3 |             10 |
|  axis_aclk_IBUF_BUFG | data_addr[9]_i_1_n_0                                                            | axis_areset_IBUF |                4 |             10 |
|  axis_aclk_IBUF_BUFG | u2_phi/u5_complex_abs_power2_18/E[0]                                            | axis_areset_IBUF |                8 |             29 |
|  axis_aclk_IBUF_BUFG | u1_psi/u2_dout_addr[9]_i_1_n_0                                                  | axis_areset_IBUF |                8 |             30 |
|  axis_aclk_IBUF_BUFG | u2_phi/power_add_valid_dly1                                                     | axis_areset_IBUF |                8 |             31 |
|  axis_aclk_IBUF_BUFG | u2_phi/u2_rd_addr[5]_i_1_n_0                                                    | axis_areset_IBUF |                9 |             41 |
|  axis_aclk_IBUF_BUFG | u2_phi/u1_i_data_valid0                                                         | axis_areset_IBUF |               13 |             56 |
|  axis_aclk_IBUF_BUFG | u1_psi/u1_s_axis_a_tvalid0                                                      | axis_areset_IBUF |               19 |             60 |
|  axis_aclk_IBUF_BUFG | u2_phi/power_add_valid                                                          | axis_areset_IBUF |               16 |             60 |
|  axis_aclk_IBUF_BUFG | s_axis_data_tvalid_IBUF                                                         | axis_areset_IBUF |               30 |             66 |
|  axis_aclk_IBUF_BUFG | u1_psi/u1_m_axis_dout_tvalid_dly1                                               | axis_areset_IBUF |               21 |             70 |
|  axis_aclk_IBUF_BUFG | u3_tar/u2_complex_abs_power2_42/i_data_valid_reg[6]                             |                  |               18 |             70 |
|  axis_aclk_IBUF_BUFG | u3_tar/u2_complex_abs_power2_42/E[0]                                            | axis_areset_IBUF |               20 |             81 |
|  axis_aclk_IBUF_BUFG | u1_psi/u4_dina_reg[118][0]                                                      | axis_areset_IBUF |               21 |             91 |
|  axis_aclk_IBUF_BUFG | u1_psi/u3_i_psi_phi_data_valid                                                  | axis_areset_IBUF |               24 |             94 |
|  axis_aclk_IBUF_BUFG | u1_psi/E[0]                                                                     | axis_areset_IBUF |               16 |            101 |
|  axis_aclk_IBUF_BUFG | u3_i_psi_phi_data_valid_dly1                                                    | axis_areset_IBUF |               30 |            116 |
|  axis_aclk_IBUF_BUFG | u1_psi/u1_complex_multiplier_18_18_ip/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid | axis_areset_IBUF |               32 |            116 |
|  axis_aclk_IBUF_BUFG |                                                                                 | axis_areset_IBUF |               47 |            141 |
|  axis_aclk_IBUF_BUFG | u1_psi/u2_rd_addr[5]_i_1__0_n_0                                                 | axis_areset_IBUF |               35 |            228 |
|  axis_aclk_IBUF_BUFG |                                                                                 |                  |              126 |            675 |
+----------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+


