###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17983   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12594   # Number of read row buffer hits
num_read_cmds                  =        17983   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5399   # Number of ACT commands
num_pre_cmds                   =         5384   # Number of PRE commands
num_ondemand_pres              =         1217   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2923644   # Cyles of rank active rank.0
rank_active_cycles.1           =      2178327   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7076356   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7821673   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16352   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          208   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           22   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1353   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5967   # Read request latency (cycles)
read_latency[40-59]            =         4187   # Read request latency (cycles)
read_latency[60-79]            =         1853   # Read request latency (cycles)
read_latency[80-99]            =          683   # Read request latency (cycles)
read_latency[100-119]          =          535   # Read request latency (cycles)
read_latency[120-139]          =          415   # Read request latency (cycles)
read_latency[140-159]          =          305   # Read request latency (cycles)
read_latency[160-179]          =          354   # Read request latency (cycles)
read_latency[180-199]          =          215   # Read request latency (cycles)
read_latency[200-]             =         3469   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.25075e+07   # Read energy
act_energy                     =  1.47717e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39665e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7544e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.82435e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.35928e+09   # Active standby energy rank.1
average_read_latency           =      145.512   # Average read request latency (cycles)
average_interarrival           =      556.059   # Average request interarrival latency (cycles)
total_energy                   =  1.11266e+10   # Total energy (pJ)
average_power                  =      1112.66   # Average power (mW)
average_bandwidth              =     0.153455   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15514   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11230   # Number of read row buffer hits
num_read_cmds                  =        15514   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4289   # Number of ACT commands
num_pre_cmds                   =         4278   # Number of PRE commands
num_ondemand_pres              =          105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2370447   # Cyles of rank active rank.0
rank_active_cycles.1           =      2419804   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7629553   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7580196   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13874   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          236   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            4   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1287   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5944   # Read request latency (cycles)
read_latency[40-59]            =         4490   # Read request latency (cycles)
read_latency[60-79]            =         1250   # Read request latency (cycles)
read_latency[80-99]            =          581   # Read request latency (cycles)
read_latency[100-119]          =          413   # Read request latency (cycles)
read_latency[120-139]          =          328   # Read request latency (cycles)
read_latency[140-159]          =          329   # Read request latency (cycles)
read_latency[160-179]          =          275   # Read request latency (cycles)
read_latency[180-199]          =          218   # Read request latency (cycles)
read_latency[200-]             =         1686   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.25524e+07   # Read energy
act_energy                     =  1.17347e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.66219e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.63849e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.47916e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50996e+09   # Active standby energy rank.1
average_read_latency           =      89.7097   # Average read request latency (cycles)
average_interarrival           =      644.554   # Average request interarrival latency (cycles)
total_energy                   =  1.10687e+10   # Total energy (pJ)
average_power                  =      1106.87   # Average power (mW)
average_bandwidth              =     0.132386   # Average bandwidth
