

================================================================
== Vitis HLS Report for 'simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2'
================================================================
* Date:           Thu Jul 28 14:55:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        simple_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.026 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_2  |        ?|        ?|         5|          5|          5|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_i_is_load_V = alloca i32 1"   --->   Operation 8 'alloca' 'd_i_is_load_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_i_is_store_V = alloca i32 1"   --->   Operation 9 'alloca' 'd_i_is_store_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_i_is_branch_V = alloca i32 1"   --->   Operation 10 'alloca' 'd_i_is_branch_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_i_is_jalr_V = alloca i32 1"   --->   Operation 11 'alloca' 'd_i_is_jalr_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_i_is_jal_V = alloca i32 1"   --->   Operation 12 'alloca' 'd_i_is_jal_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_i_is_op_imm_V = alloca i32 1"   --->   Operation 13 'alloca' 'd_i_is_op_imm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%d_i_is_lui_V = alloca i32 1"   --->   Operation 14 'alloca' 'd_i_is_lui_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_ln947 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_i_is_r_type_V = alloca i32 1"   --->   Operation 16 'alloca' 'd_i_is_r_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nbi = alloca i32 1"   --->   Operation 17 'alloca' 'nbi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pc_V_1 = alloca i32 1"   --->   Operation 18 'alloca' 'pc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_to_f_next_pc_V = alloca i32 1"   --->   Operation 19 'alloca' 'f_to_f_next_pc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_i_rd_V = alloca i32 1"   --->   Operation 20 'alloca' 'd_i_rd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_func3_V = alloca i32 1"   --->   Operation 21 'alloca' 'd_i_func3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_i_rs1_V = alloca i32 1"   --->   Operation 22 'alloca' 'd_i_rs1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_i_rs2_V = alloca i32 1"   --->   Operation 23 'alloca' 'd_i_rs2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%d_i_imm_V = alloca i32 1"   --->   Operation 24 'alloca' 'd_i_imm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_i_type_V = alloca i32 1"   --->   Operation 25 'alloca' 'd_i_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V_1 = alloca i32 1"   --->   Operation 26 'alloca' 'e_to_f_target_pc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %e_to_f_target_pc_V"   --->   Operation 31 'read' 'e_to_f_target_pc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_31_reload"   --->   Operation 32 'read' 'reg_file_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_reload"   --->   Operation 33 'read' 'reg_file_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_1_reload"   --->   Operation 34 'read' 'reg_file_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_2_reload"   --->   Operation 35 'read' 'reg_file_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_3_reload"   --->   Operation 36 'read' 'reg_file_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_4_reload"   --->   Operation 37 'read' 'reg_file_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_5_reload"   --->   Operation 38 'read' 'reg_file_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_6_reload"   --->   Operation 39 'read' 'reg_file_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_7_reload"   --->   Operation 40 'read' 'reg_file_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_8_reload"   --->   Operation 41 'read' 'reg_file_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_9_reload"   --->   Operation 42 'read' 'reg_file_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_10_reload"   --->   Operation 43 'read' 'reg_file_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_11_reload"   --->   Operation 44 'read' 'reg_file_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_12_reload"   --->   Operation 45 'read' 'reg_file_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_30_reload"   --->   Operation 46 'read' 'reg_file_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_29_reload"   --->   Operation 47 'read' 'reg_file_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%reg_file_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_28_reload"   --->   Operation 48 'read' 'reg_file_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_27_reload"   --->   Operation 49 'read' 'reg_file_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_26_reload"   --->   Operation 50 'read' 'reg_file_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_25_reload"   --->   Operation 51 'read' 'reg_file_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_24_reload"   --->   Operation 52 'read' 'reg_file_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_23_reload"   --->   Operation 53 'read' 'reg_file_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_22_reload"   --->   Operation 54 'read' 'reg_file_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_21_reload"   --->   Operation 55 'read' 'reg_file_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_20_reload"   --->   Operation 56 'read' 'reg_file_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_19_reload"   --->   Operation 57 'read' 'reg_file_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_18_reload"   --->   Operation 58 'read' 'reg_file_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_17_reload"   --->   Operation 59 'read' 'reg_file_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_16_reload"   --->   Operation 60 'read' 'reg_file_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_15_reload"   --->   Operation 61 'read' 'reg_file_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_14_reload"   --->   Operation 62 'read' 'reg_file_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_13_reload"   --->   Operation 63 'read' 'reg_file_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %e_to_f_target_pc_V_read, i16 %e_to_f_target_pc_V_1"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %nbi"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_17_0 = phi i32 %reg_file_13_reload_read, void %newFuncRoot, i32 %reg_file_17_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 67 'phi' 'reg_file_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%reg_file_16_0 = phi i32 %reg_file_14_reload_read, void %newFuncRoot, i32 %reg_file_16_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 68 'phi' 'reg_file_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_15_0 = phi i32 %reg_file_15_reload_read, void %newFuncRoot, i32 %reg_file_15_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 69 'phi' 'reg_file_15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%reg_file_14_0 = phi i32 %reg_file_16_reload_read, void %newFuncRoot, i32 %reg_file_14_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 70 'phi' 'reg_file_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_13_0 = phi i32 %reg_file_17_reload_read, void %newFuncRoot, i32 %reg_file_13_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 71 'phi' 'reg_file_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%reg_file_12_0 = phi i32 %reg_file_18_reload_read, void %newFuncRoot, i32 %reg_file_12_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 72 'phi' 'reg_file_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_11_0 = phi i32 %reg_file_19_reload_read, void %newFuncRoot, i32 %reg_file_11_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 73 'phi' 'reg_file_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_10_0 = phi i32 %reg_file_20_reload_read, void %newFuncRoot, i32 %reg_file_10_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 74 'phi' 'reg_file_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%reg_file_9_0 = phi i32 %reg_file_21_reload_read, void %newFuncRoot, i32 %reg_file_9_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 75 'phi' 'reg_file_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_8_0 = phi i32 %reg_file_22_reload_read, void %newFuncRoot, i32 %reg_file_8_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 76 'phi' 'reg_file_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_7_0 = phi i32 %reg_file_23_reload_read, void %newFuncRoot, i32 %reg_file_7_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 77 'phi' 'reg_file_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_6_0 = phi i32 %reg_file_24_reload_read, void %newFuncRoot, i32 %reg_file_6_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 78 'phi' 'reg_file_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_5_0 = phi i32 %reg_file_25_reload_read, void %newFuncRoot, i32 %reg_file_5_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 79 'phi' 'reg_file_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_4_0 = phi i32 %reg_file_26_reload_read, void %newFuncRoot, i32 %reg_file_4_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 80 'phi' 'reg_file_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reg_file_3_0 = phi i32 %reg_file_27_reload_read, void %newFuncRoot, i32 %reg_file_3_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 81 'phi' 'reg_file_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%reg_file_2_0 = phi i32 %reg_file_28_reload_read, void %newFuncRoot, i32 %reg_file_2_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 82 'phi' 'reg_file_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%reg_file_1_0 = phi i32 %reg_file_29_reload_read, void %newFuncRoot, i32 %reg_file_1_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 83 'phi' 'reg_file_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%reg_file_0_0 = phi i32 %reg_file_30_reload_read, void %newFuncRoot, i32 %reg_file_0_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 84 'phi' 'reg_file_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_18_0 = phi i32 %reg_file_12_reload_read, void %newFuncRoot, i32 %reg_file_18_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 85 'phi' 'reg_file_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%reg_file_19_0 = phi i32 %reg_file_11_reload_read, void %newFuncRoot, i32 %reg_file_19_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 86 'phi' 'reg_file_19_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%reg_file_20_0 = phi i32 %reg_file_10_reload_read, void %newFuncRoot, i32 %reg_file_20_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 87 'phi' 'reg_file_20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%reg_file_21_0 = phi i32 %reg_file_9_reload_read, void %newFuncRoot, i32 %reg_file_21_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 88 'phi' 'reg_file_21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%reg_file_22_0 = phi i32 %reg_file_8_reload_read, void %newFuncRoot, i32 %reg_file_22_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 89 'phi' 'reg_file_22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%reg_file_23_0 = phi i32 %reg_file_7_reload_read, void %newFuncRoot, i32 %reg_file_23_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 90 'phi' 'reg_file_23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%reg_file_24_0 = phi i32 %reg_file_6_reload_read, void %newFuncRoot, i32 %reg_file_24_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 91 'phi' 'reg_file_24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%reg_file_25_0 = phi i32 %reg_file_5_reload_read, void %newFuncRoot, i32 %reg_file_25_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 92 'phi' 'reg_file_25_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%reg_file_26_0 = phi i32 %reg_file_4_reload_read, void %newFuncRoot, i32 %reg_file_26_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 93 'phi' 'reg_file_26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%reg_file_27_0 = phi i32 %reg_file_3_reload_read, void %newFuncRoot, i32 %reg_file_27_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 94 'phi' 'reg_file_27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%reg_file_28_0 = phi i32 %reg_file_2_reload_read, void %newFuncRoot, i32 %reg_file_28_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 95 'phi' 'reg_file_28_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%reg_file_29_0 = phi i32 %reg_file_1_reload_read, void %newFuncRoot, i32 %reg_file_29_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 96 'phi' 'reg_file_29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%reg_file_30_0 = phi i32 %reg_file_reload_read, void %newFuncRoot, i32 %reg_file_30_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 97 'phi' 'reg_file_30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%reg_file_31_0 = phi i32 %reg_file_31_reload_read, void %newFuncRoot, i32 %reg_file_31_3, void %do.cond.backedge" [execute.cpp:194]   --->   Operation 98 'phi' 'reg_file_31_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%e_from_e_cancel_V = phi i1 1, void %newFuncRoot, i1 %e_to_f_set_pc_V, void %do.cond.backedge"   --->   Operation 99 'phi' 'e_from_e_cancel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%f_to_f_next_pc_V_2 = load i16 %f_to_f_next_pc_V" [fetch_decode.cpp:17]   --->   Operation 100 'load' 'f_to_f_next_pc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V_1_load = load i16 %e_to_f_target_pc_V_1"   --->   Operation 101 'load' 'e_to_f_target_pc_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.80ns)   --->   "%pc_V = select i1 %e_from_e_cancel_V, i16 %e_to_f_target_pc_V_1_load, i16 %f_to_f_next_pc_V_2" [fetch_decode.cpp:17]   --->   Operation 102 'select' 'pc_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %pc_V"   --->   Operation 103 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln587" [fetch.cpp:8]   --->   Operation 104 'getelementptr' 'code_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [fetch.cpp:8]   --->   Operation 105 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%d_i_func3_V_load = load i3 %d_i_func3_V" [execute.cpp:49]   --->   Operation 106 'load' 'd_i_func3_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%d_i_rs1_V_load = load i5 %d_i_rs1_V" [execute.cpp:9]   --->   Operation 107 'load' 'd_i_rs1_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%d_i_rs2_V_load = load i5 %d_i_rs2_V" [execute.cpp:45]   --->   Operation 108 'load' 'd_i_rs2_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.20ns)   --->   "%rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_0_0, i32 %reg_file_1_0, i32 %reg_file_2_0, i32 %reg_file_3_0, i32 %reg_file_4_0, i32 %reg_file_5_0, i32 %reg_file_6_0, i32 %reg_file_7_0, i32 %reg_file_8_0, i32 %reg_file_9_0, i32 %reg_file_10_0, i32 %reg_file_11_0, i32 %reg_file_12_0, i32 %reg_file_13_0, i32 %reg_file_14_0, i32 %reg_file_15_0, i32 %reg_file_16_0, i32 %reg_file_17_0, i32 %reg_file_18_0, i32 %reg_file_19_0, i32 %reg_file_20_0, i32 %reg_file_21_0, i32 %reg_file_22_0, i32 %reg_file_23_0, i32 %reg_file_24_0, i32 %reg_file_25_0, i32 %reg_file_26_0, i32 %reg_file_27_0, i32 %reg_file_28_0, i32 %reg_file_29_0, i32 %reg_file_30_0, i32 %reg_file_31_0, i5 %d_i_rs1_V_load" [execute.cpp:9]   --->   Operation 109 'mux' 'rv1' <Predicate = (!e_from_e_cancel_V)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (3.20ns)   --->   "%rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_0_0, i32 %reg_file_1_0, i32 %reg_file_2_0, i32 %reg_file_3_0, i32 %reg_file_4_0, i32 %reg_file_5_0, i32 %reg_file_6_0, i32 %reg_file_7_0, i32 %reg_file_8_0, i32 %reg_file_9_0, i32 %reg_file_10_0, i32 %reg_file_11_0, i32 %reg_file_12_0, i32 %reg_file_13_0, i32 %reg_file_14_0, i32 %reg_file_15_0, i32 %reg_file_16_0, i32 %reg_file_17_0, i32 %reg_file_18_0, i32 %reg_file_19_0, i32 %reg_file_20_0, i32 %reg_file_21_0, i32 %reg_file_22_0, i32 %reg_file_23_0, i32 %reg_file_24_0, i32 %reg_file_25_0, i32 %reg_file_26_0, i32 %reg_file_27_0, i32 %reg_file_28_0, i32 %reg_file_29_0, i32 %reg_file_30_0, i32 %reg_file_31_0, i5 %d_i_rs2_V_load" [execute.cpp:10]   --->   Operation 110 'mux' 'rv2' <Predicate = (!e_from_e_cancel_V)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:34]   --->   Operation 111 'icmp' 'icmp_ln34' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%xor_ln34 = xor i1 %icmp_ln34, i1 1" [execute.cpp:34]   --->   Operation 112 'xor' 'xor_ln34' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:31]   --->   Operation 113 'icmp' 'icmp_ln31' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:32]   --->   Operation 114 'icmp' 'icmp_ln32' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:33]   --->   Operation 115 'icmp' 'icmp_ln33' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp_eq  i3 %d_i_func3_V_load, i3 6" [execute.cpp:26]   --->   Operation 116 'icmp' 'icmp_ln26' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %icmp_ln26, i1 %icmp_ln33, i1 %xor_ln34" [execute.cpp:26]   --->   Operation 117 'select' 'select_ln26_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i32 %rv1" [execute.cpp:99]   --->   Operation 118 'trunc' 'trunc_ln99_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.02>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%f7_6 = phi i1 0, void %newFuncRoot, i1 %tmp_3, void %do.cond.backedge"   --->   Operation 119 'phi' 'f7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%d_i_is_load_V_load = load i1 %d_i_is_load_V"   --->   Operation 120 'load' 'd_i_is_load_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%d_i_is_store_V_load = load i1 %d_i_is_store_V" [execute.cpp:16]   --->   Operation 121 'load' 'd_i_is_store_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%d_i_is_branch_V_load = load i1 %d_i_is_branch_V" [execute.cpp:16]   --->   Operation 122 'load' 'd_i_is_branch_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%d_i_is_jalr_V_load = load i1 %d_i_is_jalr_V" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 123 'load' 'd_i_is_jalr_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%d_i_is_jal_V_load = load i1 %d_i_is_jal_V" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 124 'load' 'd_i_is_jal_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%d_i_is_op_imm_V_load = load i1 %d_i_is_op_imm_V" [execute.cpp:93]   --->   Operation 125 'load' 'd_i_is_op_imm_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%d_i_is_lui_V_load = load i1 %d_i_is_lui_V" [execute.cpp:105]   --->   Operation 126 'load' 'd_i_is_lui_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_0" [simple_pipeline_ip.cpp:48]   --->   Operation 127 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [simple_pipeline_ip.cpp:37]   --->   Operation 128 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.07ns)   --->   "%f_to_f_next_pc_V_3 = add i16 %pc_V, i16 1"   --->   Operation 129 'add' 'f_to_f_next_pc_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [fetch.cpp:8]   --->   Operation 130 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%f_to_e_d_i_opcode_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6"   --->   Operation 131 'partselect' 'f_to_e_d_i_opcode_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rd_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11"   --->   Operation 132 'partselect' 'f_to_e_d_i_rd_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%f_to_e_d_i_func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14"   --->   Operation 133 'partselect' 'f_to_e_d_i_func3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs1_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19"   --->   Operation 134 'partselect' 'f_to_e_d_i_rs1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%f_to_e_d_i_rs2_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24"   --->   Operation 135 'partselect' 'f_to_e_d_i_rs2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30" [decode.cpp:12]   --->   Operation 136 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_load_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 0"   --->   Operation 137 'icmp' 'f_to_e_d_i_is_load_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_store_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 8"   --->   Operation 138 'icmp' 'f_to_e_d_i_is_store_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_branch_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 24"   --->   Operation 139 'icmp' 'f_to_e_d_i_is_branch_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_jalr_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 25"   --->   Operation 140 'icmp' 'f_to_e_d_i_is_jalr_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_jal_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 27"   --->   Operation 141 'icmp' 'f_to_e_d_i_is_jal_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_lui_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 13"   --->   Operation 142 'icmp' 'f_to_e_d_i_is_lui_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.36ns)   --->   "%f_to_e_d_i_is_op_imm_V = icmp_eq  i5 %f_to_e_d_i_opcode_V, i5 4"   --->   Operation 143 'icmp' 'f_to_e_d_i_is_op_imm_V' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6"   --->   Operation 144 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4"   --->   Operation 145 'partselect' 'opcl_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_lui_V, i1 %d_i_is_lui_V" [type.cpp:58->decode.cpp:21]   --->   Operation 146 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_op_imm_V, i1 %d_i_is_op_imm_V" [type.cpp:58->decode.cpp:21]   --->   Operation 147 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_jal_V, i1 %d_i_is_jal_V" [type.cpp:58->decode.cpp:21]   --->   Operation 148 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_jalr_V, i1 %d_i_is_jalr_V" [type.cpp:58->decode.cpp:21]   --->   Operation 149 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_branch_V, i1 %d_i_is_branch_V" [type.cpp:58->decode.cpp:21]   --->   Operation 150 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_store_V, i1 %d_i_is_store_V" [type.cpp:58->decode.cpp:21]   --->   Operation 151 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %f_to_e_d_i_is_load_V, i1 %d_i_is_load_V" [type.cpp:58->decode.cpp:21]   --->   Operation 152 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.18ns)   --->   "%switch_ln58 = switch i2 %opch, void %sw.bb5.i, i2 0, void %sw.bb.i, i2 1, void %sw.bb1.i, i2 2, void %type.exit" [type.cpp:58->decode.cpp:21]   --->   Operation 153 'switch' 'switch_ln58' <Predicate = true> <Delay = 2.18>
ST_2 : Operation 154 [1/1] (2.18ns)   --->   "%switch_ln17 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb1.i.type.exit_crit_edge, i3 5, void %sw.bb5.i11.i, i3 4, void %sw.bb4.i10.i" [type.cpp:17]   --->   Operation 154 'switch' 'switch_ln17' <Predicate = (opch == 1)> <Delay = 2.18>
ST_2 : Operation 155 [1/1] (2.18ns)   --->   "%br_ln22 = br void %type.exit" [type.cpp:22]   --->   Operation 155 'br' 'br_ln22' <Predicate = (opch == 1 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 156 [1/1] (2.18ns)   --->   "%br_ln23 = br void %type.exit" [type.cpp:23]   --->   Operation 156 'br' 'br_ln23' <Predicate = (opch == 1 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 157 [1/1] (2.18ns)   --->   "%br_ln17 = br void %type.exit" [type.cpp:17]   --->   Operation 157 'br' 'br_ln17' <Predicate = (opch == 1 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 158 [1/1] (2.18ns)   --->   "%switch_ln4 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb.i.type.exit_crit_edge, i3 5, void %sw.bb5.i.i, i3 4, void %sw.bb.i.type.exit_crit_edge1" [type.cpp:4]   --->   Operation 158 'switch' 'switch_ln4' <Predicate = (opch == 0)> <Delay = 2.18>
ST_2 : Operation 159 [1/1] (2.18ns)   --->   "%br_ln4 = br void %type.exit" [type.cpp:4]   --->   Operation 159 'br' 'br_ln4' <Predicate = (opch == 0 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 160 [1/1] (2.18ns)   --->   "%br_ln10 = br void %type.exit" [type.cpp:10]   --->   Operation 160 'br' 'br_ln10' <Predicate = (opch == 0 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 161 [1/1] (2.18ns)   --->   "%br_ln4 = br void %type.exit" [type.cpp:4]   --->   Operation 161 'br' 'br_ln4' <Predicate = (opch == 0 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 162 [1/1] (2.18ns)   --->   "%switch_ln43 = switch i3 %opcl_V, void %sw.bb7.i33.i, i3 0, void %sw.bb5.i.type.exit_crit_edge, i3 1, void %type.exit, i3 2, void %sw.bb2.i28.i, i3 3, void %sw.bb3.i29.i, i3 4, void %sw.bb4.i30.i, i3 5, void %sw.bb5.i31.i, i3 6, void %sw.bb6.i32.i" [type.cpp:43]   --->   Operation 162 'switch' 'switch_ln43' <Predicate = (opch == 3)> <Delay = 2.18>
ST_2 : Operation 163 [1/1] (2.18ns)   --->   "%br_ln50 = br void %type.exit" [type.cpp:50]   --->   Operation 163 'br' 'br_ln50' <Predicate = (opch == 3 & opcl_V == 6)> <Delay = 2.18>
ST_2 : Operation 164 [1/1] (2.18ns)   --->   "%br_ln49 = br void %type.exit" [type.cpp:49]   --->   Operation 164 'br' 'br_ln49' <Predicate = (opch == 3 & opcl_V == 5)> <Delay = 2.18>
ST_2 : Operation 165 [1/1] (2.18ns)   --->   "%br_ln48 = br void %type.exit" [type.cpp:48]   --->   Operation 165 'br' 'br_ln48' <Predicate = (opch == 3 & opcl_V == 4)> <Delay = 2.18>
ST_2 : Operation 166 [1/1] (2.18ns)   --->   "%br_ln47 = br void %type.exit" [type.cpp:47]   --->   Operation 166 'br' 'br_ln47' <Predicate = (opch == 3 & opcl_V == 3)> <Delay = 2.18>
ST_2 : Operation 167 [1/1] (2.18ns)   --->   "%br_ln46 = br void %type.exit" [type.cpp:46]   --->   Operation 167 'br' 'br_ln46' <Predicate = (opch == 3 & opcl_V == 2)> <Delay = 2.18>
ST_2 : Operation 168 [1/1] (2.18ns)   --->   "%br_ln43 = br void %type.exit" [type.cpp:43]   --->   Operation 168 'br' 'br_ln43' <Predicate = (opch == 3 & opcl_V == 0)> <Delay = 2.18>
ST_2 : Operation 169 [1/1] (2.18ns)   --->   "%br_ln51 = br void %type.exit" [type.cpp:51]   --->   Operation 169 'br' 'br_ln51' <Predicate = (opch == 3 & opcl_V == 7)> <Delay = 2.18>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%d_i_is_r_type_V_load = load i1 %d_i_is_r_type_V" [execute.cpp:50]   --->   Operation 170 'load' 'd_i_is_r_type_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%pc_V_1_load = load i16 %pc_V_1"   --->   Operation 171 'load' 'pc_V_1_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%d_i_imm_V_load = load i20 %d_i_imm_V" [execute.cpp:99]   --->   Operation 172 'load' 'd_i_imm_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%d_i_type_V_load = load i3 %d_i_type_V" [execute.cpp:84]   --->   Operation 173 'load' 'd_i_type_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp_eq  i32 %rv1, i32 %rv2" [execute.cpp:27]   --->   Operation 174 'icmp' 'icmp_ln27' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_ne  i32 %rv1, i32 %rv2" [execute.cpp:28]   --->   Operation 175 'icmp' 'icmp_ln28' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%xor_ln32 = xor i1 %icmp_ln32, i1 1" [execute.cpp:32]   --->   Operation 176 'xor' 'xor_ln32' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (1.13ns)   --->   "%icmp_ln26_1 = icmp_eq  i3 %d_i_func3_V_load, i3 5" [execute.cpp:26]   --->   Operation 177 'icmp' 'icmp_ln26_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.13ns)   --->   "%icmp_ln26_2 = icmp_eq  i3 %d_i_func3_V_load, i3 4" [execute.cpp:26]   --->   Operation 178 'icmp' 'icmp_ln26_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%select_ln26 = select i1 %icmp_ln26_2, i1 %icmp_ln31, i1 %xor_ln32" [execute.cpp:26]   --->   Operation 179 'select' 'select_ln26' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%or_ln26 = or i1 %icmp_ln26_2, i1 %icmp_ln26_1" [execute.cpp:26]   --->   Operation 180 'or' 'or_ln26' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26_2 = select i1 %or_ln26, i1 %select_ln26, i1 %select_ln26_1" [execute.cpp:26]   --->   Operation 181 'select' 'select_ln26_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.13ns)   --->   "%icmp_ln26_3 = icmp_ne  i3 %d_i_func3_V_load, i3 2" [execute.cpp:26]   --->   Operation 182 'icmp' 'icmp_ln26_3' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.13ns)   --->   "%icmp_ln26_4 = icmp_ne  i3 %d_i_func3_V_load, i3 3" [execute.cpp:26]   --->   Operation 183 'icmp' 'icmp_ln26_4' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%and_ln26 = and i1 %icmp_ln26_4, i1 %icmp_ln26_3" [execute.cpp:26]   --->   Operation 184 'and' 'and_ln26' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%and_ln26_1 = and i1 %and_ln26, i1 %select_ln26_2" [execute.cpp:26]   --->   Operation 185 'and' 'and_ln26_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (1.13ns)   --->   "%icmp_ln26_5 = icmp_eq  i3 %d_i_func3_V_load, i3 1" [execute.cpp:26]   --->   Operation 186 'icmp' 'icmp_ln26_5' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %icmp_ln26_5, i1 %icmp_ln28, i1 %and_ln26_1" [execute.cpp:26]   --->   Operation 187 'select' 'select_ln26_3' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.13ns)   --->   "%icmp_ln26_6 = icmp_eq  i3 %d_i_func3_V_load, i3 0" [execute.cpp:26]   --->   Operation 188 'icmp' 'icmp_ln26_6' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%cond_V = select i1 %icmp_ln26_6, i1 %icmp_ln27, i1 %select_ln26_3" [execute.cpp:26]   --->   Operation 189 'select' 'cond_V' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.97ns)   --->   "%taken_branch_V = and i1 %d_i_is_branch_V_load, i1 %cond_V" [execute_wb.cpp:28->simple_pipeline_ip.cpp:52]   --->   Operation 190 'and' 'taken_branch_V' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i20 %d_i_imm_V_load" [execute_wb.cpp:30->simple_pipeline_ip.cpp:52]   --->   Operation 191 'sext' 'sext_ln30' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.69ns)   --->   "%rs = select i1 %d_i_is_r_type_V_load, i32 %rv2, i32 %sext_ln30" [execute_wb.cpp:29->simple_pipeline_ip.cpp:52]   --->   Operation 192 'select' 'rs' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%shift_V = trunc i32 %rs"   --->   Operation 193 'trunc' 'shift_V' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.21ns)   --->   "%shift_V_1 = select i1 %d_i_is_r_type_V_load, i5 %shift_V, i5 %d_i_rs2_V_load" [execute.cpp:45]   --->   Operation 194 'select' 'shift_V_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%result = and i32 %rs, i32 %rv1" [execute.cpp:70]   --->   Operation 195 'and' 'result' <Predicate = (!e_from_e_cancel_V & !icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (2.55ns)   --->   "%result_1 = sub i32 %rv1, i32 %rs" [execute.cpp:51]   --->   Operation 196 'sub' 'result_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (2.55ns)   --->   "%result_2 = add i32 %rs, i32 %rv1" [execute.cpp:53]   --->   Operation 197 'add' 'result_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %shift_V_1" [execute.cpp:55]   --->   Operation 198 'zext' 'zext_ln55' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (2.47ns)   --->   "%result_5 = icmp_slt  i32 %rv1, i32 %rs" [execute.cpp:57]   --->   Operation 199 'icmp' 'result_5' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node result_16)   --->   "%zext_ln57 = zext i1 %result_5" [execute.cpp:57]   --->   Operation 200 'zext' 'zext_ln57' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (2.47ns)   --->   "%result_6 = icmp_ult  i32 %rv1, i32 %rs" [execute.cpp:59]   --->   Operation 201 'icmp' 'result_6' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node result_16)   --->   "%zext_ln59 = zext i1 %result_6" [execute.cpp:59]   --->   Operation 202 'zext' 'zext_ln59' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%result_7 = xor i32 %rs, i32 %rv1" [execute.cpp:61]   --->   Operation 203 'xor' 'result_7' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%result_8 = ashr i32 %rv1, i32 %zext_ln55" [execute.cpp:64]   --->   Operation 204 'ashr' 'result_8' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%result_9 = lshr i32 %rv1, i32 %zext_ln55" [execute.cpp:66]   --->   Operation 205 'lshr' 'result_9' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_10 = select i1 %f7_6, i32 %result_8, i32 %result_9" [execute.cpp:63]   --->   Operation 206 'select' 'result_10' <Predicate = (!e_from_e_cancel_V)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node result_12)   --->   "%result_11 = or i32 %rs, i32 %rv1" [execute.cpp:68]   --->   Operation 207 'or' 'result_11' <Predicate = (!e_from_e_cancel_V & icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%result_12 = select i1 %icmp_ln26, i32 %result_11, i32 %result" [execute.cpp:49]   --->   Operation 208 'select' 'result_12' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node result_14)   --->   "%result_13 = select i1 %icmp_ln26_1, i32 %result_10, i32 %result_12" [execute.cpp:49]   --->   Operation 209 'select' 'result_13' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%result_14 = select i1 %icmp_ln26_2, i32 %result_7, i32 %result_13" [execute.cpp:49]   --->   Operation 210 'select' 'result_14' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %d_i_func3_V_load, i3 3" [execute.cpp:49]   --->   Operation 211 'icmp' 'icmp_ln49' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node result_16)   --->   "%result_15 = select i1 %icmp_ln49, i32 %zext_ln59, i32 %result_14" [execute.cpp:49]   --->   Operation 212 'select' 'result_15' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (1.13ns)   --->   "%icmp_ln49_1 = icmp_eq  i3 %d_i_func3_V_load, i3 2" [execute.cpp:49]   --->   Operation 213 'icmp' 'icmp_ln49_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.69ns) (out node of the LUT)   --->   "%result_16 = select i1 %icmp_ln49_1, i32 %zext_ln57, i32 %result_15" [execute.cpp:49]   --->   Operation 214 'select' 'result_16' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%r_V = shl i16 %pc_V_1_load, i16 2"   --->   Operation 215 'shl' 'r_V' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (2.07ns)   --->   "%npc4 = add i16 %r_V, i16 4"   --->   Operation 216 'add' 'npc4' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i20 %d_i_imm_V_load" [execute.cpp:99]   --->   Operation 217 'trunc' 'trunc_ln99' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (2.55ns)   --->   "%result_19 = add i32 %rv1, i32 %sext_ln30" [execute.cpp:99]   --->   Operation 218 'add' 'result_19' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (2.13ns)   --->   "%add_ln83 = add i18 %trunc_ln99_1, i18 %trunc_ln99" [execute.cpp:83]   --->   Operation 219 'add' 'add_ln83' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34)   --->   "%zext_ln111 = zext i16 %npc4" [execute.cpp:111]   --->   Operation 220 'zext' 'zext_ln111' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.13ns)   --->   "%icmp_ln84 = icmp_eq  i3 %d_i_type_V_load, i3 6" [execute.cpp:84]   --->   Operation 221 'icmp' 'icmp_ln84' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%select_ln84 = select i1 %icmp_ln84, i16 %npc4, i16 0" [execute.cpp:84]   --->   Operation 222 'select' 'select_ln84' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%zext_ln84 = zext i16 %select_ln84" [execute.cpp:84]   --->   Operation 223 'zext' 'zext_ln84' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.13ns)   --->   "%icmp_ln84_1 = icmp_eq  i3 %d_i_type_V_load, i3 3" [execute.cpp:84]   --->   Operation 224 'icmp' 'icmp_ln84_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %icmp_ln84_1, i32 %result_19, i32 %zext_ln84" [execute.cpp:84]   --->   Operation 225 'select' 'select_ln84_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (1.13ns)   --->   "%icmp_ln84_2 = icmp_eq  i3 %d_i_type_V_load, i3 2" [execute.cpp:84]   --->   Operation 226 'icmp' 'icmp_ln84_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34)   --->   "%sel_tmp33 = and i1 %icmp_ln84_2, i1 %d_i_is_jalr_V_load" [execute.cpp:84]   --->   Operation 227 'and' 'sel_tmp33' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp34 = select i1 %sel_tmp33, i32 %zext_ln111, i32 %select_ln84_1" [execute.cpp:84]   --->   Operation 228 'select' 'sel_tmp34' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp37)   --->   "%sel_tmp36 = xor i1 %d_i_is_jalr_V_load, i1 1" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 229 'xor' 'sel_tmp36' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp37 = and i1 %icmp_ln84_2, i1 %sel_tmp36" [execute.cpp:84]   --->   Operation 230 'and' 'sel_tmp37' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39)   --->   "%sel_tmp38 = and i1 %sel_tmp37, i1 %d_i_is_load_V_load" [execute.cpp:84]   --->   Operation 231 'and' 'sel_tmp38' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp39 = select i1 %sel_tmp38, i32 %result_19, i32 %sel_tmp34" [execute.cpp:84]   --->   Operation 232 'select' 'sel_tmp39' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (1.13ns)   --->   "%icmp_ln84_3 = icmp_eq  i3 %d_i_type_V_load, i3 5" [execute.cpp:84]   --->   Operation 233 'icmp' 'icmp_ln84_3' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (1.13ns)   --->   "%icmp_ln84_4 = icmp_eq  i3 %d_i_type_V_load, i3 1" [execute.cpp:84]   --->   Operation 234 'icmp' 'icmp_ln84_4' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%pc_V_1_load_1 = load i16 %pc_V_1"   --->   Operation 235 'load' 'pc_V_1_load_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%d_i_imm_V_load_1 = load i20 %d_i_imm_V"   --->   Operation 236 'load' 'd_i_imm_V_load_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%d_i_type_V_load_1 = load i3 %d_i_type_V" [execute.cpp:130]   --->   Operation 237 'load' 'd_i_type_V_load_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (2.07ns)   --->   "%npc = add i16 %pc_V_1_load_1, i16 1"   --->   Operation 238 'add' 'npc' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_V_load_1, i32 1, i32 16"   --->   Operation 239 'partselect' 'trunc_ln4' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (2.07ns)   --->   "%next_pc_V_4 = add i16 %pc_V_1_load_1, i16 %trunc_ln4"   --->   Operation 240 'add' 'next_pc_V_4' <Predicate = (!e_from_e_cancel_V)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%i_target_pc = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln83, i32 2, i32 17"   --->   Operation 241 'partselect' 'i_target_pc' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.82ns)   --->   "%switch_ln130 = switch i3 %d_i_type_V_load_1, void %_Z9write_reg21decoded_instruction_sPii.exit.i._Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i_crit_edge, i3 6, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i3 2, void %sw.bb8.i181.i, i3 4, void %sw.bb11.i183.i" [execute.cpp:130]   --->   Operation 242 'switch' 'switch_ln130' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.82>
ST_2 : Operation 243 [1/1] (0.80ns)   --->   "%next_pc_V_3 = select i1 %cond_V, i16 %next_pc_V_4, i16 %npc" [execute.cpp:141]   --->   Operation 243 'select' 'next_pc_V_3' <Predicate = (!e_from_e_cancel_V & d_i_type_V_load_1 == 4)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (1.82ns)   --->   "%br_ln142 = br void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i" [execute.cpp:142]   --->   Operation 244 'br' 'br_ln142' <Predicate = (!e_from_e_cancel_V & d_i_type_V_load_1 == 4)> <Delay = 1.82>
ST_2 : Operation 245 [1/1] (0.80ns)   --->   "%next_pc_V_2 = select i1 %d_i_is_jalr_V_load, i16 %i_target_pc, i16 %npc" [execute.cpp:135]   --->   Operation 245 'select' 'next_pc_V_2' <Predicate = (!e_from_e_cancel_V & d_i_type_V_load_1 == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (1.82ns)   --->   "%br_ln136 = br void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i" [execute.cpp:136]   --->   Operation 246 'br' 'br_ln136' <Predicate = (!e_from_e_cancel_V & d_i_type_V_load_1 == 2)> <Delay = 1.82>
ST_2 : Operation 247 [1/1] (1.82ns)   --->   "%br_ln130 = br void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i" [execute.cpp:130]   --->   Operation 247 'br' 'br_ln130' <Predicate = (!e_from_e_cancel_V & d_i_type_V_load_1 != 6 & d_i_type_V_load_1 != 2 & d_i_type_V_load_1 != 4)> <Delay = 1.82>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln40)   --->   "%or_ln40_1 = or i1 %taken_branch_V, i1 %d_i_is_jalr_V_load" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 248 'or' 'or_ln40_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln40 = or i1 %or_ln40_1, i1 %d_i_is_jal_V_load" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 249 'or' 'or_ln40' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.0>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%f_to_e_d_i_type_V = phi i3 5, void %sw.bb5.i.i, i3 2, void %sw.bb.i.type.exit_crit_edge, i3 2, void %sw.bb.i.type.exit_crit_edge1, i3 5, void %sw.bb5.i11.i, i3 1, void %sw.bb4.i10.i, i3 3, void %sw.bb1.i.type.exit_crit_edge, i3 7, void %sw.bb7.i33.i, i3 7, void %sw.bb6.i32.i, i3 7, void %sw.bb5.i31.i, i3 7, void %sw.bb4.i30.i, i3 6, void %sw.bb3.i29.i, i3 7, void %sw.bb2.i28.i, i3 4, void %sw.bb5.i.type.exit_crit_edge, i3 7, void %sw.bb.i, i3 7, void %sw.bb1.i, i3 2, void %sw.bb5.i, i3 7, void %do.cond"   --->   Operation 250 'phi' 'f_to_e_d_i_type_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.13ns)   --->   "%f_to_e_d_i_is_r_type_V = icmp_eq  i3 %f_to_e_d_i_type_V, i3 1"   --->   Operation 251 'icmp' 'f_to_e_d_i_is_r_type_V' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31"   --->   Operation 252 'bitselect' 'd_imm_inst_31_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20"   --->   Operation 253 'bitselect' 'd_imm_inst_20_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11"   --->   Operation 254 'partselect' 'd_imm_inst_11_8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7"   --->   Operation 255 'bitselect' 'd_imm_inst_7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln35 = store i1 %f_to_e_d_i_is_r_type_V, i1 %d_i_is_r_type_V" [decode.cpp:35->decode.cpp:49]   --->   Operation 256 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (2.06ns)   --->   "%switch_ln35 = switch i3 %f_to_e_d_i_type_V, void %decode_immediate.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [decode.cpp:35->decode.cpp:49]   --->   Operation 257 'switch' 'switch_ln35' <Predicate = true> <Delay = 2.06>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30"   --->   Operation 258 'partselect' 'tmp_4' <Predicate = (f_to_e_d_i_type_V == 4)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V"   --->   Operation 259 'bitconcatenate' 'ret_V_4' <Predicate = (f_to_e_d_i_type_V == 4)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i12 %ret_V_4"   --->   Operation 260 'sext' 'sext_ln75_2' <Predicate = (f_to_e_d_i_type_V == 4)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (2.06ns)   --->   "%br_ln40 = br void %decode_immediate.exit" [decode.cpp:40->decode.cpp:49]   --->   Operation 261 'br' 'br_ln40' <Predicate = (f_to_e_d_i_type_V == 4)> <Delay = 2.06>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31"   --->   Operation 262 'partselect' 'tmp_2' <Predicate = (f_to_e_d_i_type_V == 3)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %f_to_e_d_i_rd_V"   --->   Operation 263 'bitconcatenate' 'ret_V_3' <Predicate = (f_to_e_d_i_type_V == 3)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %ret_V_3"   --->   Operation 264 'sext' 'sext_ln75_1' <Predicate = (f_to_e_d_i_type_V == 3)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (2.06ns)   --->   "%br_ln39 = br void %decode_immediate.exit" [decode.cpp:39->decode.cpp:49]   --->   Operation 265 'br' 'br_ln39' <Predicate = (f_to_e_d_i_type_V == 3)> <Delay = 2.06>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31"   --->   Operation 266 'partselect' 'ret_V' <Predicate = (f_to_e_d_i_type_V == 2)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %ret_V"   --->   Operation 267 'sext' 'sext_ln75' <Predicate = (f_to_e_d_i_type_V == 2)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (2.06ns)   --->   "%br_ln38 = br void %decode_immediate.exit" [decode.cpp:38->decode.cpp:49]   --->   Operation 268 'br' 'br_ln38' <Predicate = (f_to_e_d_i_type_V == 2)> <Delay = 2.06>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%ret_V_5 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31"   --->   Operation 269 'partselect' 'ret_V_5' <Predicate = (f_to_e_d_i_type_V == 5)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (2.06ns)   --->   "%br_ln41 = br void %decode_immediate.exit" [decode.cpp:41->decode.cpp:49]   --->   Operation 270 'br' 'br_ln41' <Predicate = (f_to_e_d_i_type_V == 5)> <Delay = 2.06>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19"   --->   Operation 271 'partselect' 'tmp' <Predicate = (f_to_e_d_i_type_V == 6)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30"   --->   Operation 272 'partselect' 'tmp_1' <Predicate = (f_to_e_d_i_type_V == 6)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%ret_V_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1"   --->   Operation 273 'bitconcatenate' 'ret_V_6' <Predicate = (f_to_e_d_i_type_V == 6)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (2.06ns)   --->   "%br_ln42 = br void %decode_immediate.exit" [decode.cpp:42->decode.cpp:49]   --->   Operation 274 'br' 'br_ln42' <Predicate = (f_to_e_d_i_type_V == 6)> <Delay = 2.06>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node result_29)   --->   "%and_ln50 = and i1 %d_i_is_r_type_V_load, i1 %f7_6" [execute.cpp:50]   --->   Operation 275 'and' 'and_ln50' <Predicate = (!e_from_e_cancel_V & icmp_ln26_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node result_29)   --->   "%result_3 = select i1 %and_ln50, i32 %result_1, i32 %result_2" [execute.cpp:50]   --->   Operation 276 'select' 'result_3' <Predicate = (!e_from_e_cancel_V & icmp_ln26_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node result_17)   --->   "%result_4 = shl i32 %rv1, i32 %zext_ln55" [execute.cpp:55]   --->   Operation 277 'shl' 'result_4' <Predicate = (!e_from_e_cancel_V & icmp_ln26_5 & !icmp_ln26_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_17 = select i1 %icmp_ln26_5, i32 %result_4, i32 %result_16" [execute.cpp:49]   --->   Operation 278 'select' 'result_17' <Predicate = (!e_from_e_cancel_V & !icmp_ln26_6)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_29 = select i1 %icmp_ln26_6, i32 %result_3, i32 %result_17" [execute.cpp:49]   --->   Operation 279 'select' 'result_29' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_V_load, i12 0" [execute.cpp:80]   --->   Operation 280 'bitconcatenate' 'imm12' <Predicate = (!e_from_e_cancel_V & icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i16 %r_V" [execute.cpp:108]   --->   Operation 281 'zext' 'zext_ln108' <Predicate = (!e_from_e_cancel_V & !d_i_is_lui_V_load & icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (2.55ns)   --->   "%result_20 = add i32 %imm12, i32 %zext_ln108" [execute.cpp:108]   --->   Operation 282 'add' 'result_20' <Predicate = (!e_from_e_cancel_V & !d_i_is_lui_V_load & icmp_ln84_3 & !icmp_ln84_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_2)   --->   "%select_ln105 = select i1 %d_i_is_lui_V_load, i32 %imm12, i32 %result_20" [execute.cpp:105]   --->   Operation 283 'select' 'select_ln105' <Predicate = (!e_from_e_cancel_V & icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%result_22 = select i1 %d_i_is_op_imm_V_load, i32 %result_29, i32 0" [execute.cpp:93]   --->   Operation 284 'select' 'result_22' <Predicate = (!e_from_e_cancel_V & !icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%sel_tmp43 = xor i1 %d_i_is_load_V_load, i1 1"   --->   Operation 285 'xor' 'sel_tmp43' <Predicate = (!e_from_e_cancel_V & !icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp45)   --->   "%sel_tmp44 = and i1 %sel_tmp37, i1 %sel_tmp43" [execute.cpp:84]   --->   Operation 286 'and' 'sel_tmp44' <Predicate = (!e_from_e_cancel_V & !icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp45 = select i1 %sel_tmp44, i32 %result_22, i32 %sel_tmp39" [execute.cpp:84]   --->   Operation 287 'select' 'sel_tmp45' <Predicate = (!e_from_e_cancel_V & !icmp_ln84_3 & !icmp_ln84_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln84_2 = select i1 %icmp_ln84_3, i32 %select_ln105, i32 %sel_tmp45" [execute.cpp:84]   --->   Operation 288 'select' 'select_ln84_2' <Predicate = (!e_from_e_cancel_V & !icmp_ln84_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.69ns) (out node of the LUT)   --->   "%result_23 = select i1 %icmp_ln84_4, i32 %result_29, i32 %select_ln84_2" [execute.cpp:84]   --->   Operation 289 'select' 'result_23' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %d_i_is_store_V_load, void %if.else34.i, void %if.then29.i" [execute_wb.cpp:33->simple_pipeline_ip.cpp:52]   --->   Operation 290 'br' 'br_ln33' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (2.18ns)   --->   "%br_ln35 = br i1 %d_i_is_load_V_load, void %if.end44.i, void %if.then38.i_ifconv" [execute_wb.cpp:35->simple_pipeline_ip.cpp:52]   --->   Operation 291 'br' 'br_ln35' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load)> <Delay = 2.18>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_23, i32 2, i32 17"   --->   Operation 292 'partselect' 'r_V_6' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i16 %r_V_6"   --->   Operation 293 'zext' 'zext_ln587_2' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_2" [execute.cpp:169]   --->   Operation 294 'getelementptr' 'data_ram_addr_3' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_3 : Operation 295 [2/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [execute.cpp:169]   --->   Operation 295 'load' 'w' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%msize_V = trunc i3 %d_i_func3_V_load"   --->   Operation 296 'trunc' 'msize_V' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_23, i32 2, i32 17"   --->   Operation 297 'partselect' 'r_V_4' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%rv2_0 = trunc i32 %rv2" [execute.cpp:223]   --->   Operation 298 'trunc' 'rv2_0' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%rv2_01 = trunc i32 %rv2" [execute.cpp:224]   --->   Operation 299 'trunc' 'rv2_01' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.95ns)   --->   "%switch_ln225 = switch i2 %msize_V, void %_Z9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i2 0, void %sw.bb.i108.i, i2 1, void %sw.bb4.i109.i, i2 2, void %sw.bb6.i111.i" [execute.cpp:225]   --->   Operation 300 'switch' 'switch_ln225' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 0.95>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_23, i32 1" [execute.cpp:230]   --->   Operation 301 'bitselect' 'tmp_8' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_8, i1 0" [execute.cpp:230]   --->   Operation 302 'bitconcatenate' 'and_ln' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i2 %and_ln" [execute.cpp:230]   --->   Operation 303 'zext' 'zext_ln230_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (2.12ns)   --->   "%shl_ln230 = shl i4 3, i4 %zext_ln230_1" [execute.cpp:230]   --->   Operation 304 'shl' 'shl_ln230' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i32 %result_23" [execute.cpp:227]   --->   Operation 305 'trunc' 'trunc_ln227' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i2 %trunc_ln227" [execute.cpp:227]   --->   Operation 306 'zext' 'zext_ln227_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (1.85ns)   --->   "%shl_ln227 = shl i4 1, i4 %zext_ln227_1" [execute.cpp:227]   --->   Operation 307 'shl' 'shl_ln227' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%next_pc_V = phi i16 %next_pc_V_3, void %sw.bb11.i183.i, i16 %next_pc_V_2, void %sw.bb8.i181.i, i16 %npc, void %_Z9write_reg21decoded_instruction_sPii.exit.i._Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i_crit_edge, i16 %next_pc_V_4, void %_Z9write_reg21decoded_instruction_sPii.exit.i"   --->   Operation 308 'phi' 'next_pc_V' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (1.58ns)   --->   "%store_ln141 = store i16 %next_pc_V, i16 %e_to_f_target_pc_V_1" [execute.cpp:141]   --->   Operation 309 'store' 'store_ln141' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%f_to_e_d_i_imm_1 = phi i20 %ret_V_6, void %sw.bb35.i, i20 %ret_V_5, void %sw.bb31.i, i20 %sext_ln75_2, void %sw.bb26.i, i20 %sext_ln75_1, void %sw.bb21.i, i20 %sext_ln75, void %sw.bb17.i, i20 0, void %type.exit"   --->   Operation 310 'phi' 'f_to_e_d_i_imm_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 311 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (1.58ns)   --->   "%br_ln21 = br i1 %e_from_e_cancel_V, void %if.else.i_ifconv, void %execute_wb.exit" [execute_wb.cpp:21->simple_pipeline_ip.cpp:52]   --->   Operation 312 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%d_i_func3_V_load_1 = load i3 %d_i_func3_V" [execute.cpp:195]   --->   Operation 313 'load' 'd_i_func3_V_load_1' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%a01 = trunc i32 %result_23" [execute.cpp:157]   --->   Operation 314 'trunc' 'a01' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%a1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_23, i32 1"   --->   Operation 315 'bitselect' 'a1' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 316 [1/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [execute.cpp:169]   --->   Operation 316 'load' 'w' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%b0 = trunc i32 %w" [execute.cpp:170]   --->   Operation 317 'trunc' 'b0' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15" [execute.cpp:172]   --->   Operation 318 'partselect' 'b1' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%ret_V_7 = trunc i32 %w"   --->   Operation 319 'trunc' 'ret_V_7' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23" [execute.cpp:176]   --->   Operation 320 'partselect' 'b2' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31" [execute.cpp:178]   --->   Operation 321 'partselect' 'b3' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%ret_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31"   --->   Operation 322 'partselect' 'ret_V_8' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.95ns)   --->   "%icmp_ln182 = icmp_eq  i2 %a01, i2 2" [execute.cpp:182]   --->   Operation 323 'icmp' 'icmp_ln182' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b_4 = select i1 %icmp_ln182, i8 %b2, i8 %b3" [execute.cpp:182]   --->   Operation 324 'select' 'b_4' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.95ns)   --->   "%icmp_ln182_1 = icmp_eq  i2 %a01, i2 1" [execute.cpp:182]   --->   Operation 325 'icmp' 'icmp_ln182_1' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_5 = select i1 %icmp_ln182_1, i8 %b1, i8 %b_4" [execute.cpp:182]   --->   Operation 326 'select' 'b_5' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.95ns)   --->   "%icmp_ln182_2 = icmp_eq  i2 %a01, i2 0" [execute.cpp:182]   --->   Operation 327 'icmp' 'icmp_ln182_2' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.24ns) (out node of the LUT)   --->   "%b = select i1 %icmp_ln182_2, i8 %b0, i8 %b_5" [execute.cpp:182]   --->   Operation 328 'select' 'b' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i8 %b" [execute.cpp:189]   --->   Operation 329 'sext' 'sext_ln189' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i8 %b" [execute.cpp:190]   --->   Operation 330 'zext' 'zext_ln190' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.80ns)   --->   "%result_27 = select i1 %a1, i16 %ret_V_8, i16 %ret_V_7" [execute.cpp:191]   --->   Operation 331 'select' 'result_27' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i16 %result_27" [execute.cpp:193]   --->   Operation 332 'sext' 'sext_ln193' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i16 %result_27" [execute.cpp:194]   --->   Operation 333 'zext' 'zext_ln194' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (2.18ns)   --->   "%switch_ln195 = switch i3 %d_i_func3_V_load_1, void %sw.bb34.i.i, i3 0, void %if.then38.i_ifconv.if.end44.i_crit_edge, i3 1, void %if.end44.i, i3 2, void %sw.bb30.i125.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %sw.bb33.i126.i" [execute.cpp:195]   --->   Operation 334 'switch' 'switch_ln195' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load)> <Delay = 2.18>
ST_4 : Operation 335 [1/1] (2.18ns)   --->   "%br_ln207 = br void %if.end44.i" [execute.cpp:207]   --->   Operation 335 'br' 'br_ln207' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 5)> <Delay = 2.18>
ST_4 : Operation 336 [1/1] (2.18ns)   --->   "%br_ln203 = br void %if.end44.i" [execute.cpp:203]   --->   Operation 336 'br' 'br_ln203' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 3)> <Delay = 2.18>
ST_4 : Operation 337 [1/1] (2.18ns)   --->   "%br_ln201 = br void %if.end44.i" [execute.cpp:201]   --->   Operation 337 'br' 'br_ln201' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 2)> <Delay = 2.18>
ST_4 : Operation 338 [1/1] (2.18ns)   --->   "%br_ln210 = br void %if.end44.i" [execute.cpp:210]   --->   Operation 338 'br' 'br_ln210' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 7) | (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 6)> <Delay = 2.18>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i16 %r_V_4"   --->   Operation 339 'zext' 'zext_ln587_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 2)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_1" [execute.cpp:233]   --->   Operation 340 'getelementptr' 'data_ram_addr_2' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 2)> <Delay = 0.00>
ST_4 : Operation 341 [2/2] (3.25ns)   --->   "%store_ln233 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [execute.cpp:233]   --->   Operation 341 'store' 'store_ln233' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i16 %rv2_01" [execute.cpp:230]   --->   Operation 342 'zext' 'zext_ln230' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln230_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_8, i4 0" [execute.cpp:230]   --->   Operation 343 'bitconcatenate' 'shl_ln230_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln230_2 = zext i5 %shl_ln230_1" [execute.cpp:230]   --->   Operation 344 'zext' 'zext_ln230_2' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (3.98ns)   --->   "%shl_ln230_2 = shl i32 %zext_ln230, i32 %zext_ln230_2" [execute.cpp:230]   --->   Operation 345 'shl' 'shl_ln230_2' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln230_3 = zext i16 %r_V_4" [execute.cpp:230]   --->   Operation 346 'zext' 'zext_ln230_3' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln230_3" [execute.cpp:230]   --->   Operation 347 'getelementptr' 'data_ram_addr_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_4 : Operation 348 [2/2] (3.25ns)   --->   "%store_ln230 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln230_2, i4 %shl_ln230" [execute.cpp:230]   --->   Operation 348 'store' 'store_ln230' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %rv2_0" [execute.cpp:227]   --->   Operation 349 'zext' 'zext_ln227' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln227_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln227, i3 0" [execute.cpp:227]   --->   Operation 350 'bitconcatenate' 'shl_ln227_1' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i5 %shl_ln227_1" [execute.cpp:227]   --->   Operation 351 'zext' 'zext_ln227_2' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (3.14ns)   --->   "%shl_ln227_2 = shl i32 %zext_ln227, i32 %zext_ln227_2" [execute.cpp:227]   --->   Operation 352 'shl' 'shl_ln227_2' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i16 %r_V_4" [execute.cpp:227]   --->   Operation 353 'zext' 'zext_ln227_3' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln227_3" [execute.cpp:227]   --->   Operation 354 'getelementptr' 'data_ram_addr' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_4 : Operation 355 [2/2] (3.25ns)   --->   "%store_ln227 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln227_2, i4 %shl_ln227" [execute.cpp:227]   --->   Operation 355 'store' 'store_ln227' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 5.51>
ST_5 : Operation 356 [1/1] (2.18ns)   --->   "%br_ln205 = br void %if.end44.i" [execute.cpp:205]   --->   Operation 356 'br' 'br_ln205' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 4)> <Delay = 2.18>
ST_5 : Operation 357 [1/1] (2.18ns)   --->   "%br_ln195 = br void %if.end44.i" [execute.cpp:195]   --->   Operation 357 'br' 'br_ln195' <Predicate = (!e_from_e_cancel_V & !d_i_is_store_V_load & d_i_is_load_V_load & d_i_func3_V_load_1 == 0)> <Delay = 2.18>
ST_5 : Operation 358 [1/2] (3.25ns)   --->   "%store_ln233 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [execute.cpp:233]   --->   Operation 358 'store' 'store_ln233' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln234 = br void %_Z9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:234]   --->   Operation 359 'br' 'br_ln234' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 2)> <Delay = 0.00>
ST_5 : Operation 360 [1/2] (3.25ns)   --->   "%store_ln230 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln230_2, i4 %shl_ln230" [execute.cpp:230]   --->   Operation 360 'store' 'store_ln230' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln231 = br void %_Z9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:231]   --->   Operation 361 'br' 'br_ln231' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 1)> <Delay = 0.00>
ST_5 : Operation 362 [1/2] (3.25ns)   --->   "%store_ln227 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln227_2, i4 %shl_ln227" [execute.cpp:227]   --->   Operation 362 'store' 'store_ln227' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln228 = br void %_Z9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [execute.cpp:228]   --->   Operation 363 'br' 'br_ln228' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load & msize_V == 0)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (2.18ns)   --->   "%br_ln34 = br void %if.end44.i" [execute_wb.cpp:34->simple_pipeline_ip.cpp:52]   --->   Operation 364 'br' 'br_ln34' <Predicate = (!e_from_e_cancel_V & d_i_is_store_V_load)> <Delay = 2.18>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%reg_file = phi i32 %zext_ln194, void %sw.bb33.i126.i, i32 %zext_ln190, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i125.i, i32 %result_23, void %_Z9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i32 %sext_ln189, void %if.then38.i_ifconv.if.end44.i_crit_edge, i32 0, void %sw.bb34.i.i, i32 %sext_ln193, void %if.then38.i_ifconv, i32 %result_23, void %if.else34.i"   --->   Operation 365 'phi' 'reg_file' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%d_i_rd_V_load = load i5 %d_i_rd_V"   --->   Operation 366 'load' 'd_i_rd_V_load' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (1.36ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %d_i_rd_V_load, i5 0"   --->   Operation 367 'icmp' 'icmp_ln1069' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%or_ln16 = or i1 %d_i_is_branch_V_load, i1 %d_i_is_store_V_load" [execute.cpp:16]   --->   Operation 368 'or' 'or_ln16' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_1 = or i1 %or_ln16, i1 %icmp_ln1069" [execute.cpp:16]   --->   Operation 369 'or' 'or_ln16_1' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (1.58ns)   --->   "%br_ln16 = br i1 %or_ln16_1, void %if.then.i150.i, void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:16]   --->   Operation 370 'br' 'br_ln16' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.58>
ST_5 : Operation 371 [1/1] (1.58ns)   --->   "%switch_ln19 = switch i5 %d_i_rd_V_load, void %arrayidx.i1493.case.31.i, i5 0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i5 1, void %_Z9write_reg21decoded_instruction_sPii.exit.i, i5 2, void %arrayidx.i1493.case.2.i, i5 3, void %arrayidx.i1493.case.3.i, i5 4, void %arrayidx.i1493.case.4.i, i5 5, void %arrayidx.i1493.case.5.i, i5 6, void %arrayidx.i1493.case.6.i, i5 7, void %arrayidx.i1493.case.7.i, i5 8, void %arrayidx.i1493.case.8.i, i5 9, void %arrayidx.i1493.case.9.i, i5 10, void %arrayidx.i1493.case.10.i, i5 11, void %arrayidx.i1493.case.11.i, i5 12, void %arrayidx.i1493.case.12.i, i5 13, void %arrayidx.i1493.case.13.i, i5 14, void %arrayidx.i1493.case.14.i, i5 15, void %arrayidx.i1493.case.15.i, i5 16, void %arrayidx.i1493.case.16.i, i5 17, void %arrayidx.i1493.case.17.i, i5 18, void %arrayidx.i1493.case.18.i, i5 19, void %arrayidx.i1493.case.19.i, i5 20, void %arrayidx.i1493.case.20.i, i5 21, void %arrayidx.i1493.case.21.i, i5 22, void %arrayidx.i1493.case.22.i, i5 23, void %arrayidx.i1493.case.23.i, i5 24, void %arrayidx.i1493.case.24.i, i5 25, void %arrayidx.i1493.case.25.i, i5 26, void %arrayidx.i1493.case.26.i, i5 27, void %arrayidx.i1493.case.27.i, i5 28, void %arrayidx.i1493.case.28.i, i5 29, void %arrayidx.i1493.case.29.i, i5 30, void %arrayidx.i1493.case.30.i" [execute.cpp:19]   --->   Operation 371 'switch' 'switch_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1)> <Delay = 1.58>
ST_5 : Operation 372 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 372 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 30)> <Delay = 1.58>
ST_5 : Operation 373 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 373 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 29)> <Delay = 1.58>
ST_5 : Operation 374 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 374 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 28)> <Delay = 1.58>
ST_5 : Operation 375 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 375 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 27)> <Delay = 1.58>
ST_5 : Operation 376 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 376 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 26)> <Delay = 1.58>
ST_5 : Operation 377 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 377 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 25)> <Delay = 1.58>
ST_5 : Operation 378 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 378 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 24)> <Delay = 1.58>
ST_5 : Operation 379 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 379 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 23)> <Delay = 1.58>
ST_5 : Operation 380 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 380 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 22)> <Delay = 1.58>
ST_5 : Operation 381 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 381 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 21)> <Delay = 1.58>
ST_5 : Operation 382 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 382 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 20)> <Delay = 1.58>
ST_5 : Operation 383 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 383 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 19)> <Delay = 1.58>
ST_5 : Operation 384 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 384 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 18)> <Delay = 1.58>
ST_5 : Operation 385 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 385 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 17)> <Delay = 1.58>
ST_5 : Operation 386 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 386 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 16)> <Delay = 1.58>
ST_5 : Operation 387 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 387 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 15)> <Delay = 1.58>
ST_5 : Operation 388 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 388 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 14)> <Delay = 1.58>
ST_5 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 389 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 13)> <Delay = 1.58>
ST_5 : Operation 390 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 390 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 12)> <Delay = 1.58>
ST_5 : Operation 391 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 391 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 11)> <Delay = 1.58>
ST_5 : Operation 392 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 392 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 10)> <Delay = 1.58>
ST_5 : Operation 393 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 393 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 9)> <Delay = 1.58>
ST_5 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 394 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 8)> <Delay = 1.58>
ST_5 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 395 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 7)> <Delay = 1.58>
ST_5 : Operation 396 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 396 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 6)> <Delay = 1.58>
ST_5 : Operation 397 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 397 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 5)> <Delay = 1.58>
ST_5 : Operation 398 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 398 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 4)> <Delay = 1.58>
ST_5 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 399 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 3)> <Delay = 1.58>
ST_5 : Operation 400 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 400 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 2)> <Delay = 1.58>
ST_5 : Operation 401 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 401 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 0)> <Delay = 1.58>
ST_5 : Operation 402 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.exit.i" [execute.cpp:19]   --->   Operation 402 'br' 'br_ln19' <Predicate = (!e_from_e_cancel_V & !or_ln16_1 & d_i_rd_V_load == 31)> <Delay = 1.58>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%reg_file_17_2 = phi i32 %reg_file_17_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.18.i, i32 %reg_file, void %arrayidx.i1493.case.17.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_17_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_17_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_17_0, void %if.then.i150.i, i32 %reg_file_17_0, void %if.end44.i"   --->   Operation 403 'phi' 'reg_file_17_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%reg_file_16_2 = phi i32 %reg_file_16_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.17.i, i32 %reg_file, void %arrayidx.i1493.case.16.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_16_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_16_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_16_0, void %if.then.i150.i, i32 %reg_file_16_0, void %if.end44.i"   --->   Operation 404 'phi' 'reg_file_16_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%reg_file_15_2 = phi i32 %reg_file_15_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.16.i, i32 %reg_file, void %arrayidx.i1493.case.15.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_15_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_15_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_15_0, void %if.then.i150.i, i32 %reg_file_15_0, void %if.end44.i"   --->   Operation 405 'phi' 'reg_file_15_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%reg_file_14_2 = phi i32 %reg_file_14_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.15.i, i32 %reg_file, void %arrayidx.i1493.case.14.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_14_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_14_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_14_0, void %if.then.i150.i, i32 %reg_file_14_0, void %if.end44.i"   --->   Operation 406 'phi' 'reg_file_14_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%reg_file_13_2 = phi i32 %reg_file_13_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.14.i, i32 %reg_file, void %arrayidx.i1493.case.13.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_13_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_13_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_13_0, void %if.then.i150.i, i32 %reg_file_13_0, void %if.end44.i"   --->   Operation 407 'phi' 'reg_file_13_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%reg_file_12_2 = phi i32 %reg_file_12_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.13.i, i32 %reg_file, void %arrayidx.i1493.case.12.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_12_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_12_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_12_0, void %if.then.i150.i, i32 %reg_file_12_0, void %if.end44.i"   --->   Operation 408 'phi' 'reg_file_12_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%reg_file_11_2 = phi i32 %reg_file_11_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.12.i, i32 %reg_file, void %arrayidx.i1493.case.11.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_11_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_11_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_11_0, void %if.then.i150.i, i32 %reg_file_11_0, void %if.end44.i"   --->   Operation 409 'phi' 'reg_file_11_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%reg_file_10_2 = phi i32 %reg_file_10_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.11.i, i32 %reg_file, void %arrayidx.i1493.case.10.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_10_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_10_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_10_0, void %if.then.i150.i, i32 %reg_file_10_0, void %if.end44.i"   --->   Operation 410 'phi' 'reg_file_10_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%reg_file_9_2 = phi i32 %reg_file_9_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.10.i, i32 %reg_file, void %arrayidx.i1493.case.9.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_9_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_9_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_9_0, void %if.then.i150.i, i32 %reg_file_9_0, void %if.end44.i"   --->   Operation 411 'phi' 'reg_file_9_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%reg_file_8_2 = phi i32 %reg_file_8_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.9.i, i32 %reg_file, void %arrayidx.i1493.case.8.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_8_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_8_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_8_0, void %if.then.i150.i, i32 %reg_file_8_0, void %if.end44.i"   --->   Operation 412 'phi' 'reg_file_8_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%reg_file_7_2 = phi i32 %reg_file_7_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.8.i, i32 %reg_file, void %arrayidx.i1493.case.7.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_7_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_7_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_7_0, void %if.then.i150.i, i32 %reg_file_7_0, void %if.end44.i"   --->   Operation 413 'phi' 'reg_file_7_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%reg_file_6_2 = phi i32 %reg_file_6_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.7.i, i32 %reg_file, void %arrayidx.i1493.case.6.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_6_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_6_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_6_0, void %if.then.i150.i, i32 %reg_file_6_0, void %if.end44.i"   --->   Operation 414 'phi' 'reg_file_6_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%reg_file_5_2 = phi i32 %reg_file_5_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.6.i, i32 %reg_file, void %arrayidx.i1493.case.5.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_5_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_5_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_5_0, void %if.then.i150.i, i32 %reg_file_5_0, void %if.end44.i"   --->   Operation 415 'phi' 'reg_file_5_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%reg_file_4_2 = phi i32 %reg_file_4_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.5.i, i32 %reg_file, void %arrayidx.i1493.case.4.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_4_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_4_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_4_0, void %if.then.i150.i, i32 %reg_file_4_0, void %if.end44.i"   --->   Operation 416 'phi' 'reg_file_4_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%reg_file_3_2 = phi i32 %reg_file_3_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.4.i, i32 %reg_file, void %arrayidx.i1493.case.3.i, i32 %reg_file_3_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_3_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_3_0, void %if.then.i150.i, i32 %reg_file_3_0, void %if.end44.i"   --->   Operation 417 'phi' 'reg_file_3_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%reg_file_2_2 = phi i32 %reg_file_2_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_2_0, void %arrayidx.i1493.case.3.i, i32 %reg_file, void %arrayidx.i1493.case.2.i, i32 %reg_file_2_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_2_0, void %if.then.i150.i, i32 %reg_file_2_0, void %if.end44.i"   --->   Operation 418 'phi' 'reg_file_2_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%reg_file_1_2 = phi i32 %reg_file_1_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_1_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_1_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file, void %if.then.i150.i, i32 %reg_file_1_0, void %if.end44.i"   --->   Operation 419 'phi' 'reg_file_1_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%reg_file_0_2 = phi i32 %reg_file_0_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_0_0, void %arrayidx.i1493.case.2.i, i32 %reg_file, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_0_0, void %if.then.i150.i, i32 %reg_file_0_0, void %if.end44.i"   --->   Operation 420 'phi' 'reg_file_0_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%reg_file_18_2 = phi i32 %reg_file_18_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.19.i, i32 %reg_file, void %arrayidx.i1493.case.18.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_18_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_18_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_18_0, void %if.then.i150.i, i32 %reg_file_18_0, void %if.end44.i"   --->   Operation 421 'phi' 'reg_file_18_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%reg_file_19_2 = phi i32 %reg_file_19_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.20.i, i32 %reg_file, void %arrayidx.i1493.case.19.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_19_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_19_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_19_0, void %if.then.i150.i, i32 %reg_file_19_0, void %if.end44.i"   --->   Operation 422 'phi' 'reg_file_19_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%reg_file_20_2 = phi i32 %reg_file_20_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.21.i, i32 %reg_file, void %arrayidx.i1493.case.20.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_20_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_20_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_20_0, void %if.then.i150.i, i32 %reg_file_20_0, void %if.end44.i"   --->   Operation 423 'phi' 'reg_file_20_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%reg_file_21_2 = phi i32 %reg_file_21_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.22.i, i32 %reg_file, void %arrayidx.i1493.case.21.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_21_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_21_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_21_0, void %if.then.i150.i, i32 %reg_file_21_0, void %if.end44.i"   --->   Operation 424 'phi' 'reg_file_21_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%reg_file_22_2 = phi i32 %reg_file_22_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.23.i, i32 %reg_file, void %arrayidx.i1493.case.22.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_22_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_22_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_22_0, void %if.then.i150.i, i32 %reg_file_22_0, void %if.end44.i"   --->   Operation 425 'phi' 'reg_file_22_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%reg_file_23_2 = phi i32 %reg_file_23_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.24.i, i32 %reg_file, void %arrayidx.i1493.case.23.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_23_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_23_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_23_0, void %if.then.i150.i, i32 %reg_file_23_0, void %if.end44.i"   --->   Operation 426 'phi' 'reg_file_23_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%reg_file_24_2 = phi i32 %reg_file_24_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.25.i, i32 %reg_file, void %arrayidx.i1493.case.24.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_24_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_24_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_24_0, void %if.then.i150.i, i32 %reg_file_24_0, void %if.end44.i"   --->   Operation 427 'phi' 'reg_file_24_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%reg_file_25_2 = phi i32 %reg_file_25_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.26.i, i32 %reg_file, void %arrayidx.i1493.case.25.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_25_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_25_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_25_0, void %if.then.i150.i, i32 %reg_file_25_0, void %if.end44.i"   --->   Operation 428 'phi' 'reg_file_25_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%reg_file_26_2 = phi i32 %reg_file_26_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.27.i, i32 %reg_file, void %arrayidx.i1493.case.26.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_26_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_26_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_26_0, void %if.then.i150.i, i32 %reg_file_26_0, void %if.end44.i"   --->   Operation 429 'phi' 'reg_file_26_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%reg_file_27_2 = phi i32 %reg_file_27_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.28.i, i32 %reg_file, void %arrayidx.i1493.case.27.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_27_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_27_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_27_0, void %if.then.i150.i, i32 %reg_file_27_0, void %if.end44.i"   --->   Operation 430 'phi' 'reg_file_27_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%reg_file_28_2 = phi i32 %reg_file_28_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.29.i, i32 %reg_file, void %arrayidx.i1493.case.28.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_28_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_28_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_28_0, void %if.then.i150.i, i32 %reg_file_28_0, void %if.end44.i"   --->   Operation 431 'phi' 'reg_file_28_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%reg_file_29_2 = phi i32 %reg_file_29_0, void %arrayidx.i1493.case.31.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.30.i, i32 %reg_file, void %arrayidx.i1493.case.29.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_29_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_29_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_29_0, void %if.then.i150.i, i32 %reg_file_29_0, void %if.end44.i"   --->   Operation 432 'phi' 'reg_file_29_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%reg_file_30_2 = phi i32 %reg_file_30_0, void %arrayidx.i1493.case.31.i, i32 %reg_file, void %arrayidx.i1493.case.30.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_30_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_30_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_30_0, void %if.then.i150.i, i32 %reg_file_30_0, void %if.end44.i"   --->   Operation 433 'phi' 'reg_file_30_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%reg_file_31_2 = phi i32 %reg_file, void %arrayidx.i1493.case.31.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.30.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.29.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.28.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.27.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.26.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.25.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.24.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.23.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.22.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.21.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.20.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.19.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.18.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.17.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.16.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.15.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.14.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.13.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.12.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.11.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.10.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.9.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.8.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.7.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.6.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.5.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.4.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.3.i, i32 %reg_file_31_0, void %arrayidx.i1493.case.2.i, i32 %reg_file_31_0, void %if.then.i150.i._Z9write_reg21decoded_instruction_sPii.exit.i_crit_edge, i32 %reg_file_31_0, void %if.then.i150.i, i32 %reg_file_31_0, void %if.end44.i"   --->   Operation 434 'phi' 'reg_file_31_2' <Predicate = (!e_from_e_cancel_V)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (1.58ns)   --->   "%br_ln0 = br void %execute_wb.exit"   --->   Operation 435 'br' 'br_ln0' <Predicate = (!e_from_e_cancel_V)> <Delay = 1.58>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%reg_file_17_3 = phi i32 %reg_file_17_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_17_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 436 'phi' 'reg_file_17_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%reg_file_16_3 = phi i32 %reg_file_16_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_16_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 437 'phi' 'reg_file_16_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%reg_file_15_3 = phi i32 %reg_file_15_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_15_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 438 'phi' 'reg_file_15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%reg_file_14_3 = phi i32 %reg_file_14_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_14_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 439 'phi' 'reg_file_14_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%reg_file_13_3 = phi i32 %reg_file_13_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_13_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 440 'phi' 'reg_file_13_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%reg_file_12_3 = phi i32 %reg_file_12_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_12_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 441 'phi' 'reg_file_12_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%reg_file_11_3 = phi i32 %reg_file_11_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_11_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 442 'phi' 'reg_file_11_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%reg_file_10_3 = phi i32 %reg_file_10_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_10_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 443 'phi' 'reg_file_10_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%reg_file_9_3 = phi i32 %reg_file_9_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_9_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 444 'phi' 'reg_file_9_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%reg_file_8_3 = phi i32 %reg_file_8_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_8_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 445 'phi' 'reg_file_8_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%reg_file_7_3 = phi i32 %reg_file_7_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_7_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 446 'phi' 'reg_file_7_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%reg_file_6_3 = phi i32 %reg_file_6_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_6_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 447 'phi' 'reg_file_6_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%reg_file_5_3 = phi i32 %reg_file_5_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_5_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 448 'phi' 'reg_file_5_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%reg_file_4_3 = phi i32 %reg_file_4_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_4_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 449 'phi' 'reg_file_4_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%reg_file_3_3 = phi i32 %reg_file_3_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_3_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 450 'phi' 'reg_file_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%reg_file_2_3 = phi i32 %reg_file_2_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_2_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 451 'phi' 'reg_file_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%reg_file_1_3 = phi i32 %reg_file_1_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_1_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 452 'phi' 'reg_file_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%reg_file_0_3 = phi i32 %reg_file_0_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_0_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 453 'phi' 'reg_file_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%reg_file_18_3 = phi i32 %reg_file_18_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_18_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 454 'phi' 'reg_file_18_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%reg_file_19_3 = phi i32 %reg_file_19_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_19_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 455 'phi' 'reg_file_19_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%reg_file_20_3 = phi i32 %reg_file_20_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_20_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 456 'phi' 'reg_file_20_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%reg_file_21_3 = phi i32 %reg_file_21_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_21_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 457 'phi' 'reg_file_21_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%reg_file_22_3 = phi i32 %reg_file_22_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_22_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 458 'phi' 'reg_file_22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%reg_file_23_3 = phi i32 %reg_file_23_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_23_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 459 'phi' 'reg_file_23_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%reg_file_24_3 = phi i32 %reg_file_24_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_24_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 460 'phi' 'reg_file_24_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%reg_file_25_3 = phi i32 %reg_file_25_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_25_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 461 'phi' 'reg_file_25_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%reg_file_26_3 = phi i32 %reg_file_26_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_26_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 462 'phi' 'reg_file_26_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%reg_file_27_3 = phi i32 %reg_file_27_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_27_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 463 'phi' 'reg_file_27_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%reg_file_28_3 = phi i32 %reg_file_28_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_28_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 464 'phi' 'reg_file_28_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%reg_file_29_3 = phi i32 %reg_file_29_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_29_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 465 'phi' 'reg_file_29_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%reg_file_30_3 = phi i32 %reg_file_30_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_30_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 466 'phi' 'reg_file_30_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%reg_file_31_3 = phi i32 %reg_file_31_2, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i32 %reg_file_31_0, void %decode_immediate.exit" [execute.cpp:194]   --->   Operation 467 'phi' 'reg_file_31_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%e_to_f_set_pc_V = phi i1 %or_ln40, void %_Z15compute_next_pc7ap_uintILi16EE21decoded_instruction_sS_ILi1EEi.exit.i, i1 0, void %decode_immediate.exit" [execute_wb.cpp:40->simple_pipeline_ip.cpp:52]   --->   Operation 468 'phi' 'e_to_f_set_pc_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%phi_ln947_load = load i1 %phi_ln947" [simple_pipeline_ip.cpp:16]   --->   Operation 469 'load' 'phi_ln947_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%nbi_load = load i32 %nbi" [simple_pipeline_ip.cpp:21]   --->   Operation 470 'load' 'nbi_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V_1_load_1 = load i16 %e_to_f_target_pc_V_1"   --->   Operation 471 'load' 'e_to_f_target_pc_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node nbi_1)   --->   "%xor_ln947 = xor i1 %e_from_e_cancel_V, i1 1"   --->   Operation 472 'xor' 'xor_ln947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node nbi_1)   --->   "%zext_ln21 = zext i1 %xor_ln947" [simple_pipeline_ip.cpp:21]   --->   Operation 473 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (2.55ns) (out node of the LUT)   --->   "%nbi_1 = add i32 %zext_ln21, i32 %nbi_load" [simple_pipeline_ip.cpp:21]   --->   Operation 474 'add' 'nbi_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%target_pc_V = trunc i16 %e_to_f_target_pc_V_1_load_1"   --->   Operation 475 'trunc' 'target_pc_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%or_ln16_3 = or i1 %phi_ln947_load, i1 %target_pc_V" [simple_pipeline_ip.cpp:16]   --->   Operation 476 'or' 'or_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_2 = or i1 %or_ln16_3, i1 %e_from_e_cancel_V" [simple_pipeline_ip.cpp:16]   --->   Operation 477 'or' 'or_ln16_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %or_ln16_2, void %do.end.exitStub, void %do.cond.backedge" [simple_pipeline_ip.cpp:16]   --->   Operation 478 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_ne  i32 %instruction, i32 32871" [simple_pipeline_ip.cpp:41]   --->   Operation 479 'icmp' 'icmp_ln41' <Predicate = (or_ln16_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln41 = store i3 %f_to_e_d_i_type_V, i3 %d_i_type_V" [simple_pipeline_ip.cpp:41]   --->   Operation 480 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln41 = store i20 %f_to_e_d_i_imm_1, i20 %d_i_imm_V" [simple_pipeline_ip.cpp:41]   --->   Operation 481 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %f_to_e_d_i_rs2_V, i5 %d_i_rs2_V" [simple_pipeline_ip.cpp:41]   --->   Operation 482 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %f_to_e_d_i_rs1_V, i5 %d_i_rs1_V" [simple_pipeline_ip.cpp:41]   --->   Operation 483 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln41 = store i3 %f_to_e_d_i_func3_V, i3 %d_i_func3_V" [simple_pipeline_ip.cpp:41]   --->   Operation 484 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %f_to_e_d_i_rd_V, i5 %d_i_rd_V" [simple_pipeline_ip.cpp:41]   --->   Operation 485 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln41 = store i16 %f_to_f_next_pc_V_3, i16 %f_to_f_next_pc_V" [simple_pipeline_ip.cpp:41]   --->   Operation 486 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%store_ln41 = store i16 %pc_V, i16 %pc_V_1" [simple_pipeline_ip.cpp:41]   --->   Operation 487 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (1.58ns)   --->   "%store_ln41 = store i32 %nbi_1, i32 %nbi" [simple_pipeline_ip.cpp:41]   --->   Operation 488 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 1.58>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%store_ln41 = store i1 %icmp_ln41, i1 %phi_ln947" [simple_pipeline_ip.cpp:41]   --->   Operation 489 'store' 'store_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln41 = br void %do.cond" [simple_pipeline_ip.cpp:41]   --->   Operation 490 'br' 'br_ln41' <Predicate = (or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nbi_1_out, i32 %nbi_1" [simple_pipeline_ip.cpp:21]   --->   Operation 491 'write' 'write_ln21' <Predicate = (!or_ln16_2)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 492 'ret' 'ret_ln0' <Predicate = (!or_ln16_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 8.26ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('reg_file_11_0', execute.cpp:194) with incoming values : ('reg_file_19_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [103]  (1.59 ns)
	'phi' operation ('reg_file_11_0', execute.cpp:194) with incoming values : ('reg_file_19_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [103]  (0 ns)
	'mux' operation ('rv2', execute.cpp:10) [246]  (3.21 ns)
	'icmp' operation ('icmp_ln34', execute.cpp:34) [247]  (2.47 ns)
	'xor' operation ('xor_ln34', execute.cpp:34) [248]  (0 ns)
	'select' operation ('select_ln26_1', execute.cpp:26) [260]  (0.993 ns)

 <State 2>: 8.02ns
The critical path consists of the following:
	'load' operation ('d_i_is_r_type_V_load', execute.cpp:50) on local variable 'd_i.is_r_type.V' [204]  (0 ns)
	'select' operation ('rs', execute_wb.cpp:29->simple_pipeline_ip.cpp:52) [272]  (0.698 ns)
	'select' operation ('shift.V', execute.cpp:45) [274]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:64) [287]  (0 ns)
	'select' operation ('result', execute.cpp:63) [289]  (4.42 ns)
	'select' operation ('result', execute.cpp:49) [292]  (0 ns)
	'select' operation ('result', execute.cpp:49) [293]  (0.993 ns)
	'select' operation ('result', execute.cpp:49) [295]  (0 ns)
	'select' operation ('result', execute.cpp:49) [297]  (0.698 ns)

 <State 3>: 11ns
The critical path consists of the following:
	'shl' operation ('result', execute.cpp:55) [281]  (0 ns)
	'select' operation ('result', execute.cpp:49) [298]  (4.42 ns)
	'select' operation ('result', execute.cpp:49) [299]  (0.978 ns)
	'select' operation ('result', execute.cpp:93) [311]  (0 ns)
	'select' operation ('sel_tmp45', execute.cpp:84) [326]  (0.978 ns)
	'select' operation ('select_ln84_2', execute.cpp:84) [328]  (0.698 ns)
	'select' operation ('result', execute.cpp:84) [330]  (0.698 ns)
	'getelementptr' operation ('data_ram_addr_3', execute.cpp:169) [340]  (0 ns)
	'load' operation ('w', execute.cpp:169) on array 'data_ram' [341]  (3.25 ns)

 <State 4>: 7.24ns
The critical path consists of the following:
	'shl' operation ('shl_ln230_2', execute.cpp:230) [391]  (3.99 ns)
	'store' operation ('store_ln230', execute.cpp:230) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [394]  (3.25 ns)

 <State 5>: 5.52ns
The critical path consists of the following:
	'load' operation ('d_i_rd_V_load') on local variable 'd_i.rd.V' [412]  (0 ns)
	'icmp' operation ('icmp_ln1069') [413]  (1.36 ns)
	'or' operation ('or_ln16_1', execute.cpp:16) [415]  (0.978 ns)
	multiplexor before 'phi' operation ('reg_file') with incoming values : ('reg_file_13_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [482]  (1.59 ns)
	'phi' operation ('reg_file') with incoming values : ('reg_file_13_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [482]  (0 ns)
	multiplexor before 'phi' operation ('reg_file_17_3', execute.cpp:194) with incoming values : ('reg_file_13_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [537]  (1.59 ns)
	'phi' operation ('reg_file_17_3', execute.cpp:194) with incoming values : ('reg_file_13_reload_read') ('result', execute.cpp:84) ('w', execute.cpp:169) ('sext_ln189', execute.cpp:189) ('zext_ln190', execute.cpp:190) ('sext_ln193', execute.cpp:193) ('zext_ln194', execute.cpp:194) [537]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
