
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_11_25_7 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_43164 (u_usb_cdc.u_sie.dataout_toggle_d_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
        odrv_11_25_43164_43314 (Odrv4) I -> O: 0.548 ns
        t4908 (Span4Mux_h4) I -> O: 0.465 ns
        t4907 (Span4Mux_v4) I -> O: 0.548 ns
        t4906 (LocalMux) I -> O: 0.486 ns
        inmux_7_31_32379_32436 (InMux) I -> O: 0.382 ns
        lc40_7_31_4 (LogicCell40) in1 -> lcout: 0.589 ns
     3.914 ns net_28264 (u_usb_cdc.ctrl_stall_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2])
        odrv_7_31_28264_31487 (Odrv12) I -> O: 0.796 ns
        t3853 (Span12Mux_v12) I -> O: 0.796 ns
        t3852 (LocalMux) I -> O: 0.486 ns
        inmux_7_21_31176_31220 (InMux) I -> O: 0.382 ns
        lc40_7_21_6 (LogicCell40) in3 -> lcout: 0.465 ns
     6.840 ns net_27036 (u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3])
        t3690 (LocalMux) I -> O: 0.486 ns
        inmux_7_20_31031_31094 (InMux) I -> O: 0.382 ns
        lc40_7_20_6 (LogicCell40) in0 -> lcout: 0.662 ns
     8.370 ns net_26913 (u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O[1])
        odrv_7_20_26913_31140 (Odrv4) I -> O: 0.548 ns
        t3684 (LocalMux) I -> O: 0.486 ns
        inmux_7_23_31410_31446 (InMux) I -> O: 0.382 ns
        lc40_7_23_3 (LogicCell40) in1 -> lcout: 0.589 ns
    10.375 ns net_27279 (u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
        odrv_7_23_27279_31265 (Odrv4) I -> O: 0.548 ns
        t3720 (Span4Mux_h4) I -> O: 0.465 ns
        t3719 (LocalMux) I -> O: 0.486 ns
        inmux_10_20_42610_42616 (InMux) I -> O: 0.382 ns
        lc40_10_20_0 (LogicCell40) in0 -> lcout: 0.662 ns
    12.918 ns net_38465 (u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0])
        t4429 (LocalMux) I -> O: 0.486 ns
        inmux_10_19_42460_42519 (InMux) I -> O: 0.382 ns
        t930 (CascadeMux) I -> O: 0.000 ns
        lc40_10_19_4 (LogicCell40) in2 -> lcout: 0.558 ns
    14.344 ns net_38346 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0[1])
        odrv_10_19_38346_31003 (Odrv4) I -> O: 0.548 ns
        t4424 (Span4Mux_v4) I -> O: 0.548 ns
        t4423 (LocalMux) I -> O: 0.486 ns
        inmux_7_20_31047_31058 (InMux) I -> O: 0.382 ns
        lc40_7_20_0 (LogicCell40) in0 -> lcout: 0.662 ns
    16.970 ns net_26907 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
        odrv_7_20_26907_31119 (Odrv4) I -> O: 0.548 ns
        t3680 (LocalMux) I -> O: 0.486 ns
        inmux_9_20_38522_38563 (InMux) I -> O: 0.382 ns
        lc40_9_20_4 (LogicCell40) in0 -> lcout: 0.662 ns
    19.048 ns net_34635 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1[3])
        t4073 (LocalMux) I -> O: 0.486 ns
        inmux_10_21_42726_42739 (InMux) I -> O: 0.382 ns
    19.916 ns net_42739 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1[3])
        lc40_10_21_0 (LogicCell40) in0 [setup]: 0.589 ns
    20.505 ns net_38588 (u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_D_SB_LUT4_O_I1[3])

Resolvable net names on path:
     0.896 ns ..  3.325 ns u_usb_cdc.u_sie.dataout_toggle_d_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
     3.914 ns ..  6.375 ns u_usb_cdc.ctrl_stall_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
     6.840 ns ..  7.708 ns u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
     8.370 ns ..  9.786 ns u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O[1]
    10.375 ns .. 12.256 ns u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
    12.918 ns .. 13.786 ns u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
    14.344 ns .. 16.308 ns u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0[1]
    16.970 ns .. 18.386 ns u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
    19.048 ns .. 19.916 ns u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
                  lcout -> u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_D_SB_LUT4_O_I1[3]

Total number of logic levels: 9
Total path delay: 20.51 ns (48.77 MHz)

