<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.01.10.08:43:17"
 outputDirectory="C:/work/Nios/Software_Read_Write_Example/NiosV_Read_Write_Example_C/ip/sys/jtag_uart/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S3F45E2SGE3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="avalon_jtag_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="NATIVE" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="2" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="true" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="av_chipselect" direction="input" role="chipselect" width="1" />
   <port name="av_address" direction="input" role="address" width="1" />
   <port name="av_read_n" direction="input" role="read_n" width="1" />
   <port name="av_readdata" direction="output" role="readdata" width="32" />
   <port name="av_write_n" direction="input" role="write_n" width="1" />
   <port name="av_writedata" direction="input" role="writedata" width="32" />
   <port name="av_waitrequest" direction="output" role="waitrequest" width="1" />
  </interface>
  <interface name="irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="jtag_uart.avalon_jtag_slave" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="av_irq" direction="output" role="irq" width="1" />
  </interface>
 </perimeter>
 <entity kind="jtag_uart" version="1.0" name="jtag_uart">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S3F45E2SGE3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart\synth\jtag_uart.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart\synth\jtag_uart.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/work/Nios/Software_Read_Write_Example/NiosV_Read_Write_Example_C/ip/sys/jtag_uart.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="jtag_uart">"Generating: jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">"Generating: jtag_uart_altera_avalon_jtag_uart_1920_vygddhy"</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">Starting RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">  Generation command is [exec C:/intelfpga_pro/22.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/22.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_altera_avalon_jtag_uart_1920_vygddhy --dir=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen/ --quartus_dir=C:/intelfpga_pro/22.4/quartus --verilog --config=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen//jtag_uart_altera_avalon_jtag_uart_1920_vygddhy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">Done RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_jtag_uart"
   version="19.2.0"
   name="jtag_uart_altera_avalon_jtag_uart_1920_vygddhy">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart\altera_avalon_jtag_uart_1920\synth\jtag_uart_altera_avalon_jtag_uart_1920_vygddhy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart\altera_avalon_jtag_uart_1920\synth\jtag_uart_altera_avalon_jtag_uart_1920_vygddhy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_uart" as="altera_avalon_jtag_uart_inst" />
  <messages>
   <message level="Info" culprit="jtag_uart">"Generating: jtag_uart_altera_avalon_jtag_uart_1920_vygddhy"</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">Starting RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">  Generation command is [exec C:/intelfpga_pro/22.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/22.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_altera_avalon_jtag_uart_1920_vygddhy --dir=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen/ --quartus_dir=C:/intelfpga_pro/22.4/quartus --verilog --config=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen//jtag_uart_altera_avalon_jtag_uart_1920_vygddhy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="altera_avalon_jtag_uart_inst">Done RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'</message>
  </messages>
 </entity>
</deploy>
