###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:59:45 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.909
+ Phase Shift                   4.000
= Required Time                 3.091
- Arrival Time                  3.169
= Slack Time                   -0.079
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.038 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.650 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.165 |   3.169 |    3.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.169 |    3.091 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.079 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.079 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.079 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.888
+ Phase Shift                   4.000
= Required Time                 3.112
- Arrival Time                  3.165
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.063 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.270 | 0.161 |   3.164 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.270 | 0.000 |   3.165 |    3.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.053 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.053 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.888
+ Phase Shift                   4.000
= Required Time                 3.112
- Arrival Time                  3.164
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.064 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.677 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.270 | 0.160 |   3.164 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.270 | 0.000 |   3.164 |    3.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.052 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.052 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.052 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.714
+ Phase Shift                   4.000
= Required Time                 3.286
- Arrival Time                  3.318
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.085 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.448 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.148 |   3.317 |    3.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.318 |    3.286 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.032 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.032 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.032 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.032 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.868
+ Phase Shift                   4.000
= Required Time                 3.132
- Arrival Time                  3.160
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.088 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.701 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.267 | 0.156 |   3.160 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.267 | 0.000 |   3.160 |    3.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.028 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.028 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.863
+ Phase Shift                   4.000
= Required Time                 3.137
- Arrival Time                  3.155
= Slack Time                   -0.018
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.098 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.711 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.266 | 0.151 |   3.155 |    3.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.266 | 0.000 |   3.155 |    3.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.018 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.018 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.860
+ Phase Shift                   4.000
= Required Time                 3.140
- Arrival Time                  3.157
= Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.099 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.712 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.266 | 0.154 |   3.157 |    3.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.266 | 0.000 |   3.157 |    3.140 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.017 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.017 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.017 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.017 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.859
+ Phase Shift                   4.000
= Required Time                 3.141
- Arrival Time                  3.158
= Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.099 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.712 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    2.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.265 | 0.154 |   3.157 |    3.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.265 | 0.000 |   3.158 |    3.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.017 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.017 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.017 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.017 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.837
+ Phase Shift                   4.000
= Required Time                 3.163
- Arrival Time                  3.145
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.134 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.220 |   2.404 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.004 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.262 | 0.141 |   3.144 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.262 | 0.000 |   3.145 |    3.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.018 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.018 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   4.000
= Required Time                 3.893
- Arrival Time                  3.872
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    1.137 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX8   | 0.066 | 0.072 |   1.336 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.173 | 0.126 |   1.462 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo | A v -> Y v     | BUFX4   | 0.133 | 0.267 |   1.729 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo     | A v -> Y v     | BUFX4   | 0.404 | 0.455 |   2.184 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U21              | B v -> Y v     | XOR2X1  | 0.312 | 0.380 |   2.564 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15              | B v -> Y ^     | XOR2X1  | 0.465 | 0.429 |   2.993 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U26                   | B ^ -> Y v     | XNOR2X1 | 0.138 | 0.249 |   3.242 |    3.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_158_0           | B v -> Y v     | AND2X2  | 0.083 | 0.227 |   3.469 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_157_0           | A v -> Y v     | AND2X2  | 0.067 | 0.176 |   3.645 |    3.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_156_0           | B v -> Y v     | AND2X2  | 0.110 | 0.226 |   3.871 |    3.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.110 | 0.001 |   3.872 |    3.893 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -0.021 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.664
+ Phase Shift                   4.000
= Required Time                 3.336
- Arrival Time                  3.309
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.143 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.507 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.139 |   3.309 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.309 |    3.336 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.027 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.027 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.027 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.027 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.652
+ Phase Shift                   4.000
= Required Time                 3.348
- Arrival Time                  3.305
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.159 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.772 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.523 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.135 |   3.305 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.305 |    3.348 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.043 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   4.000
= Required Time                 3.683
- Arrival Time                  3.640
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.159 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.772 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.523 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | B v -> Y v     | AND2X2   | 0.079 | 0.218 |   2.698 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | B v -> Y v     | OR2X2    | 0.520 | 0.540 |   3.238 |    3.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B v -> Y ^     | MUX2X1   | 0.236 | 0.192 |   3.430 |    3.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC120_n134       | A ^ -> Y ^     | BUFX2    | 0.078 | 0.209 |   3.639 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.078 | 0.000 |   3.640 |    3.683 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.043 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.641
+ Phase Shift                   4.000
= Required Time                 3.359
- Arrival Time                  3.303
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.172 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.535 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.134 |   3.303 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.303 |    3.359 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.055 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.055 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.055 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.055 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.642
+ Phase Shift                   4.000
= Required Time                 3.358
- Arrival Time                  3.301
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.173 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.537 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.131 |   3.301 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.301 |    3.358 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.057 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.057 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.636
+ Phase Shift                   4.000
= Required Time                 3.364
- Arrival Time                  3.302
= Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.178 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.790 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.541 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.133 |   3.302 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.302 |    3.364 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.061 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.061 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.061 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.061 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.634
+ Phase Shift                   4.000
= Required Time                 3.366
- Arrival Time                  3.300
= Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.183 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.547 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.633 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.169 |    3.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.130 |   3.299 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.300 |    3.366 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.067 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   4.000
= Required Time                 3.629
- Arrival Time                  3.410
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.334 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.824 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.180 |   3.410 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.190 | 0.001 |   3.410 |    3.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.218 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.401
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.343 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.833 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B v -> Y ^     | MUX2X1   | 0.180 | 0.171 |   3.401 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   3.401 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.399
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.346 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.959 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.836 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B v -> Y ^     | MUX2X1   | 0.182 | 0.169 |   3.398 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   3.399 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.230 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.230 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.230 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.230 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   4.000
= Required Time                 3.629
- Arrival Time                  3.398
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.347 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.837 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B v -> Y ^     | MUX2X1   | 0.179 | 0.168 |   3.398 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   3.398 |    3.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.231 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.231 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                   4.000
= Required Time                 3.629
- Arrival Time                  3.397
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.348 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.961 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.838 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B v -> Y ^     | MUX2X1   | 0.179 | 0.167 |   3.397 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.179 | 0.001 |   3.397 |    3.629 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.232 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.232 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.232 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.232 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.369
+ Phase Shift                   4.000
= Required Time                 3.631
- Arrival Time                  3.396
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.352 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.842 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B v -> Y ^     | MUX2X1   | 0.174 | 0.166 |   3.395 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.396 |    3.631 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.235 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.235 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.235 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.235 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.399
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.353 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.843 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.156 |   3.398 |    3.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.399 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.236 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.236 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.396
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.355 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.968 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.845 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.153 |   3.396 |    3.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.396 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.239 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.239 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.239 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   4.000
= Required Time                 3.637
- Arrival Time                  3.397
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.356 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.846 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B v -> Y ^     | MUX2X1   | 0.164 | 0.154 |   3.397 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   3.397 |    3.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   4.000
= Required Time                 3.636
- Arrival Time                  3.396
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.356 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.846 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.153 |   3.395 |    3.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.396 |    3.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   4.000
= Required Time                 3.638
- Arrival Time                  3.395
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.359 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.849 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B v -> Y ^     | MUX2X1   | 0.162 | 0.152 |   3.395 |    3.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.395 |    3.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.243 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   4.000
= Required Time                 3.637
- Arrival Time                  3.394
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.359 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.849 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B v -> Y ^     | MUX2X1   | 0.164 | 0.151 |   3.394 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   3.394 |    3.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.243 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.388
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.362 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.852 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   3.387 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.388 |    3.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.246 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.246 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   4.000
= Required Time                 3.640
- Arrival Time                  3.389
= Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.367 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.857 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.176 | 0.290 |   2.897 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.239 | 0.346 |   3.243 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B v -> Y ^     | MUX2X1   | 0.158 | 0.146 |   3.389 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.389 |    3.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.251 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.251 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.251 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.251 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   4.000
= Required Time                 3.636
- Arrival Time                  3.378
= Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.374 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.987 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.278 | 0.422 |   2.606 |    2.864 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.263 |   2.869 |    3.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.267 | 0.360 |   3.230 |    3.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.148 |   3.378 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.378 |    3.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.258 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.258 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.258 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.258 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.300
= Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.444 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.861 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B v -> Y ^     | MUX2X1   | 0.180 | 0.168 |   3.300 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   3.300 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.328 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.328 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.328 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.328 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.298
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.446 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.863 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B v -> Y ^     | MUX2X1   | 0.180 | 0.165 |   3.297 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.180 | 0.001 |   3.298 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.330 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.666
+ Phase Shift                   4.000
= Required Time                 3.334
- Arrival Time                  3.004
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.446 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.208 | 0.162 |   2.346 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   2.858 |    3.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.231 | 0.145 |   3.004 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.004 |    3.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.330 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.296
= Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.449 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.061 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.866 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.168 |   3.295 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.296 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.332 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.295
= Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.450 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.867 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.162 |   3.294 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.295 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 3.628
- Arrival Time                  3.293
= Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.451 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.868 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.166 |   3.293 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.293 |    3.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.335 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                   4.000
= Required Time                 3.342
- Arrival Time                  3.002
= Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.455 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.208 | 0.162 |   2.346 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   2.858 |    3.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.144 |   3.002 |    3.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.002 |    3.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.339 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.293
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.456 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.873 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B v -> Y ^     | MUX2X1   | 0.171 | 0.161 |   3.293 |    3.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.293 |    3.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.293
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.456 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.873 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B v -> Y ^     | MUX2X1   | 0.171 | 0.161 |   3.293 |    3.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.293 |    3.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   4.000
= Required Time                 3.634
- Arrival Time                  3.290
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.460 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.877 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   3.290 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.290 |    3.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.344 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.344 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   4.000
= Required Time                 3.632
- Arrival Time                  3.288
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.460 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.877 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B v -> Y ^     | MUX2X1   | 0.174 | 0.160 |   3.288 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.288 |    3.632 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.344 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.344 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   4.000
= Required Time                 3.634
- Arrival Time                  3.287
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.462 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.075 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.879 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.155 |   3.287 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.287 |    3.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.346 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.346 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.346 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.346 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.286
= Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.464 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.881 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.139 | 0.234 |   2.767 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.269 | 0.365 |   3.132 |    3.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B v -> Y ^     | MUX2X1   | 0.171 | 0.153 |   3.285 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.286 |    3.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.348 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.654
+ Phase Shift                   4.000
= Required Time                 3.346
- Arrival Time                  2.998
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.465 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.208 | 0.162 |   2.346 |    2.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   2.858 |    3.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.229 | 0.139 |   2.997 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.229 | 0.000 |   2.998 |    3.346 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   4.000
= Required Time                 3.634
- Arrival Time                  3.284
= Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.467 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.884 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B v -> Y ^     | MUX2X1   | 0.169 | 0.156 |   3.283 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.284 |    3.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.350 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.350 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.350 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.283
= Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.468 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.081 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.885 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B v -> Y ^     | MUX2X1   | 0.168 | 0.155 |   3.283 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.283 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.352 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.282
= Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.469 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.886 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B v -> Y ^     | MUX2X1   | 0.168 | 0.154 |   3.281 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.282 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.353 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.353 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.282
= Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.470 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.175 | 0.349 |   2.533 |    2.887 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.234 |   2.767 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.127 |    3.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.154 |   3.282 |    3.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.282 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.353 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.353 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

