Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
ERROR:EDK:4173 - PARAMETER C_MCB_LOC has value MEMC5 which is not allowed, as specified by VALUES tag in MPD - C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs line 182 

********************************************************************************
At Local date and time: Tue Feb 28 06:11:03 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...
ERROR:EDK:4173 - PARAMETER C_MCB_LOC has value MEMC5 which is not allowed, as
   specified by VALUES tag in MPD -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 182 
ERROR:EDK:4173 - PARAMETER C_MCB_LOC has value MEMC5 which is not allowed, as
   specified by VALUES tag in MPD -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 182 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Feb 28 06:15:38 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 36.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100csg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:af08441) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:af08441) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:57ce1dc5) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 36 secs 

Phase 9.8  Global Placement
...........................................................................
..........................................................................................................................................................................................
.......................................................................................................................................................
..............................
Phase 9.8  Global Placement (Checksum:87c86469) REAL time: 3 mins 14 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:87c86469) REAL time: 3 mins 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b0736022) REAL time: 3 mins 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b0736022) REAL time: 3 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5d7007d9) REAL time: 3 mins 49 secs 

Total REAL time to Placer completion: 4 mins 27 secs 
Total CPU  time to Placer completion: 4 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,347 out of  63,288   10
    Number used as logic:                    5,850 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             230
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    166
      Number with same-slice register load:    142
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,821 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,147
    Number with an unused Flip Flop:         2,721 out of   8,147   33
    Number with an unused LUT:               1,800 out of   8,147   22
    Number of fully used LUT-FF pairs:       3,626 out of   8,147   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of 126,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  730 MB
Total REAL time to MAP completion:  4 mins 38 secs 
Total CPU time to MAP completion:   4 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,347 out of  63,288   10
    Number used as logic:                    5,850 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             230
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    166
      Number with same-slice register load:    142
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,821 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,147
    Number with an unused Flip Flop:         2,721 out of   8,147   33
    Number with an unused LUT:               1,800 out of   8,147   22
    Number of fully used LUT-FF pairs:       3,626 out of   8,147   44
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 27 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43706 unrouted;      REAL time: 32 secs 

Phase  2  : 36363 unrouted;      REAL time: 38 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15750 unrouted;      REAL time: 1 mins 42 secs 

Phase  4  : 15750 unrouted; (Setup:193, Hold:60, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:9, Hold:21, Component Switching Limit:0)     REAL time: 2 mins 32 secs 

Phase  6  : 1 unrouted; (Setup:9, Hold:21, Component Switching Limit:0)     REAL time: 2 mins 32 secs 

Phase  7  : 1 unrouted; (Setup:9, Hold:21, Component Switching Limit:0)     REAL time: 2 mins 33 secs 

Phase  8  : 1 unrouted; (Setup:9, Hold:21, Component Switching Limit:0)     REAL time: 2 mins 33 secs 

Phase  9  : 1 unrouted; (Setup:9, Hold:21, Component Switching Limit:0)     REAL time: 2 mins 33 secs 

Phase 10  : 1 unrouted; (Setup:9, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 38 secs 
Total REAL time to Router completion: 2 mins 38 secs 
Total CPU time to Router completion: 2 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2224 |  0.801     |  2.454      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   69 |  0.089     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   59 |  0.723     |  2.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  2.614      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   27 |  0.000     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  0.556     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   19 |  4.774     | 10.349      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.318      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.480      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  3.396      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 9 (Setup: 9, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* COMP "USB_FIFOADR_pin<0>" OFFSET = OUT 9. | MAXDELAY    |    -0.009ns|     9.509ns|       1|           9
  5 ns AFTER COMP "USB_IFCLK_pin"         " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.030ns|     8.970ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FIFOADR_pin<1>" OFFSET = OUT 9. | MAXDELAY    |     0.032ns|     9.468ns|       0|           0
  5 ns AFTER COMP "USB_IFCLK_pin"         " |             |            |            |        |            
  RISING"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.221ns|     9.779ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.463ns|    18.537ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.222ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.526ns|     5.874ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.405ns|     7.595ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.126ns|     5.874ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.128ns|     5.872ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.362ns|     1.471ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.460ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.687ns|     8.353ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.405ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     6.757ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.537ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|      8.353ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|      8.353ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 50 secs 
Total CPU time to PAR completion: 2 mins 44 secs 

Peak Memory Usage:  793 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 72
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Feb 28 06:27:40 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100csg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 46 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:af08441) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:af08441) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:57ce1dc5) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 36 secs 

Phase 9.8  Global Placement
.....................................................
............................................................................................................................................................................
...........................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:3a61bac1) REAL time: 3 mins 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3a61bac1) REAL time: 3 mins 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f404bcea) REAL time: 3 mins 42 secs 

Total REAL time to Placer completion: 4 mins 20 secs 
Total CPU  time to Placer completion: 4 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of 126,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  728 MB
Total REAL time to MAP completion:  4 mins 31 secs 
Total CPU time to MAP completion:   4 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43732 unrouted;      REAL time: 32 secs 

Phase  2  : 36377 unrouted;      REAL time: 39 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15129 unrouted;      REAL time: 1 mins 42 secs 

Phase  4  : 15129 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 1 mins 50 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 45 secs 
Total REAL time to Router completion: 2 mins 45 secs 
Total CPU time to Router completion: 2 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2223 |  0.798     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   70 |  0.110     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   60 |  0.704     |  2.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   27 |  0.000     |  1.850      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.197     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   20 |  4.502     |  9.177      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.318      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.561      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.789      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.236ns|     9.764ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.386ns|     8.614ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.526ns|     5.874ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.754ns|     7.246ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.066ns|    16.934ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.113ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.126ns|     5.874ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.129ns|     5.871ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.223ns|     1.610ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.472ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.852ns|    10.035ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.388ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     5.120ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.934ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|     10.035ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|     10.035ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 55 secs 
Total CPU time to PAR completion: 2 mins 51 secs 

Peak Memory Usage:  793 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Feb 28 06:37:00 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

ERROR:EDK:3900 - issued from TCL procedure "util_parse_spartan6_pkg_file" line
   67
   DDR3_SDRAM (mpmc) - Current architecture doesn't support the MCB instance
   "MEMC2" (only "MEMC1", "MEMC3" are possible). 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Feb 28 06:41:19 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100csg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:af08441) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:af08441) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:57ce1dc5) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:aa14b57a) REAL time: 1 mins 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:aa14b57a) REAL time: 1 mins 36 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 37 secs 

Phase 9.8  Global Placement
.....................................................
............................................................................................................................................................................
...........................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:3a61bac1) REAL time: 3 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3a61bac1) REAL time: 3 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 46 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f404bcea) REAL time: 3 mins 46 secs 

Total REAL time to Placer completion: 4 mins 25 secs 
Total CPU  time to Placer completion: 4 mins 23 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of 126,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  728 MB
Total REAL time to MAP completion:  4 mins 36 secs 
Total CPU time to MAP completion:   4 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43732 unrouted;      REAL time: 30 secs 

Phase  2  : 36377 unrouted;      REAL time: 37 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15129 unrouted;      REAL time: 1 mins 39 secs 

Phase  4  : 15129 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 37 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 37 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 37 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 37 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 42 secs 
Total REAL time to Router completion: 2 mins 42 secs 
Total CPU time to Router completion: 2 mins 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2223 |  0.798     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   70 |  0.110     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   60 |  0.704     |  2.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   27 |  0.000     |  1.850      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.197     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   20 |  4.502     |  9.177      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.318      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.561      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.789      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.236ns|     9.764ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.386ns|     8.614ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.526ns|     5.874ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.754ns|     7.246ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.066ns|    16.934ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.113ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.126ns|     5.874ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.129ns|     5.871ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.223ns|     1.610ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.472ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.852ns|    10.035ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.388ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     5.120ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.934ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|     10.035ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|     10.035ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 53 secs 
Total CPU time to PAR completion: 2 mins 50 secs 

Peak Memory Usage:  794 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Feb 28 09:19:43 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100csg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:af08441) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:af08441) REAL time: 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:57ce1dc5) REAL time: 57 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:aa14b57a) REAL time: 1 mins 38 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 38 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:aa14b57a) REAL time: 1 mins 38 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 39 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:aa14b57a) REAL time: 1 mins 39 secs 

Phase 9.8  Global Placement
.....................................................
............................................................................................................................................................................
...........................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:3a61bac1) REAL time: 3 mins 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3a61bac1) REAL time: 3 mins 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c7a2faa) REAL time: 3 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f404bcea) REAL time: 3 mins 50 secs 

Total REAL time to Placer completion: 4 mins 30 secs 
Total CPU  time to Placer completion: 4 mins 30 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of 126,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  729 MB
Total REAL time to MAP completion:  4 mins 41 secs 
Total CPU time to MAP completion:   4 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of 126,576    4
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,342 out of  63,288   10
    Number used as logic:                    5,849 out of  63,288    9
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  15,616    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    162
      Number with same-slice register load:    138
      Number with same-slice carry load:        23
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of  15,822   17
  Number of LUT Flip Flop pairs used:        8,132
    Number with an unused Flip Flop:         2,712 out of   8,132   33
    Number with an unused LUT:               1,790 out of   8,132   22
    Number of fully used LUT-FF pairs:       3,630 out of   8,132   44
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     338   26
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     268   10
  Number of RAMB8BWERs:                          0 out of     536    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     506    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     506    4
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     506   11
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     180    1
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 27 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43732 unrouted;      REAL time: 32 secs 

Phase  2  : 36377 unrouted;      REAL time: 39 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15129 unrouted;      REAL time: 1 mins 44 secs 

Phase  4  : 15129 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 1 mins 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:189, Component Switching Limit:0)     REAL time: 2 mins 46 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 51 secs 
Total REAL time to Router completion: 2 mins 51 secs 
Total CPU time to Router completion: 2 mins 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2223 |  0.798     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   70 |  0.110     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   60 |  0.704     |  2.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   27 |  0.000     |  1.850      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.197     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   20 |  4.502     |  9.177      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.318      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.561      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.789      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.236ns|     9.764ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.386ns|     8.614ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.526ns|     5.874ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.754ns|     7.246ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.066ns|    16.934ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.113ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.126ns|     5.874ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.129ns|     5.871ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.223ns|     1.610ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.472ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.852ns|    10.035ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.388ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     5.120ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.934ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|     10.035ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|     10.035ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 1 secs 
Total CPU time to PAR completion: 2 mins 59 secs 

Peak Memory Usage:  794 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui

********************************************************************************
At Local date and time: Tue Feb 28 09:34:45 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx75csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx75csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx75' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 35.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx75csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dec885d1) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dec885d1) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:684f2e55) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:94f29b22) REAL time: 1 mins 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:94f29b22) REAL time: 1 mins 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:94f29b22) REAL time: 1 mins 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:94f29b22) REAL time: 1 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:94f29b22) REAL time: 1 mins 35 secs 

Phase 9.8  Global Placement
.............................................................................
..............................................................................................................................................................................
.......................................................................................................................
.........................................................
Phase 9.8  Global Placement (Checksum:478aa6a4) REAL time: 3 mins 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:478aa6a4) REAL time: 3 mins 15 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d10cf796) REAL time: 3 mins 46 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d10cf796) REAL time: 3 mins 46 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:54b429c3) REAL time: 3 mins 47 secs 

Total REAL time to Placer completion: 3 mins 48 secs 
Total CPU  time to Placer completion: 3 mins 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of  93,296    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  686 MB
Total REAL time to MAP completion:  4 mins 
Total CPU time to MAP completion:   3 mins 59 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx75.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx75, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  93,296    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43737 unrouted;      REAL time: 30 secs 

Phase  2  : 36389 unrouted;      REAL time: 35 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15590 unrouted;      REAL time: 1 mins 31 secs 

Phase  4  : 15590 unrouted; (Setup:0, Hold:217, Component Switching Limit:0)     REAL time: 1 mins 39 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 35 secs 
Total REAL time to Router completion: 2 mins 35 secs 
Total CPU time to Router completion: 2 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2226 |  1.074     |  2.551      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   71 |  0.402     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   58 |  1.019     |  2.502      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.246      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   26 |  0.000     |  1.660      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.406     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   21 |  6.449     | 10.947      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.286      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  3.498      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.557ns|     9.443ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.558ns|     8.442ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.970ns|    19.030ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.204ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.450ns|     5.950ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.227ns|     7.773ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.050ns|     5.950ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.202ns|     5.798ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.280ns|     1.553ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.460ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.912ns|     9.574ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.382ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     6.057ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.030ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|      9.574ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|      9.574ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 45 secs 
Total CPU time to PAR completion: 2 mins 44 secs 

Peak Memory Usage:  703 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui

********************************************************************************
At Local date and time: Tue Feb 28 13:26:45 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   52 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 44 secs 
Total CPU  time at the beginning of Placer: 44 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1ca22e82) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1ca22e82) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5d712f42) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cea11137) REAL time: 1 mins 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cea11137) REAL time: 1 mins 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cea11137) REAL time: 1 mins 37 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:cea11137) REAL time: 1 mins 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cea11137) REAL time: 1 mins 38 secs 

Phase 9.8  Global Placement
..............................
..........................................
...............................................................................
............................................................................................................
...................................
Phase 9.8  Global Placement (Checksum:7dadcfa1) REAL time: 5 mins 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7dadcfa1) REAL time: 5 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2a36847d) REAL time: 5 mins 54 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2a36847d) REAL time: 5 mins 54 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:70ed2af3) REAL time: 5 mins 55 secs 

Total REAL time to Placer completion: 6 mins 11 secs 
Total CPU  time to Placer completion: 6 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  54,576   11
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,409 out of  27,288   23
    Number used as logic:                    5,849 out of  27,288   21
      Number using O6 output only:           4,245
      Number using O5 output only:             229
      Number using O5 and O6:                1,375
      Number used as ROM:                        0
    Number used as Memory:                     331 out of   6,408    5
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    229
      Number with same-slice register load:    206
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,704 out of   6,822   39
  Number of LUT Flip Flop pairs used:        8,002
    Number with an unused Flip Flop:         2,643 out of   8,002   33
    Number with an unused LUT:               1,593 out of   8,002   19
    Number of fully used LUT-FF pairs:       3,766 out of   8,002   47
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     320   28
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     116   25
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     376    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     376   15
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  648 MB
Total REAL time to MAP completion:  6 mins 22 secs 
Total CPU time to MAP completion:   6 mins 21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  54,576   11
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,409 out of  27,288   23
    Number used as logic:                    5,849 out of  27,288   21
      Number using O6 output only:           4,245
      Number using O5 output only:             229
      Number using O5 and O6:                1,375
      Number used as ROM:                        0
    Number used as Memory:                     331 out of   6,408    5
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    229
      Number with same-slice register load:    206
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,704 out of   6,822   39
  Number of LUT Flip Flop pairs used:        8,002
    Number with an unused Flip Flop:         2,643 out of   8,002   33
    Number with an unused LUT:               1,593 out of   8,002   19
    Number of fully used LUT-FF pairs:       3,766 out of   8,002   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     320   28
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     116   25
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     376    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     376   15
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43683 unrouted;      REAL time: 27 secs 

Phase  2  : 36357 unrouted;      REAL time: 31 secs 

Phase  3  : 15874 unrouted;      REAL time: 59 secs 

Phase  4  : 15874 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 46 secs 
Total REAL time to Router completion: 1 mins 46 secs 
Total CPU time to Router completion: 1 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2202 |  0.695     |  2.403      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   70 |  0.061     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   60 |  0.671     |  2.394      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.410      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   27 |  0.000     |  1.950      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  0.664     |  4.661      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   21 |  6.357     |  8.448      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  2.492      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.180      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     0.696ns|     6.704ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.714ns|     8.286ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     1.061ns|     8.939ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     1.921ns|     8.079ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     2.296ns|     6.704ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     2.325ns|     6.675ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.596ns|     7.404ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.031ns|    15.969ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.247ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.213ns|     1.620ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.460ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.085ns|     7.533ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.382ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     4.699ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.969ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|      7.533ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|      7.533ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 54 secs 
Total CPU time to PAR completion: 1 mins 51 secs 

Peak Memory Usage:  589 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 68
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg484, speed -2
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12709)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12710)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12711)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12712)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12713)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12714)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12715)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET =
   IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12716)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET =
   IN 10 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12717)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET =
   IN 10 ns BEFORE COMP "USB_IFCLK_pin" "RISING";> [system.pcf(12718)], is
   specified without a duration.  This will result in a lack of hold time checks
   in timing reports.  If hold time checks are desired a duration value should
   be specified following the 'VALID' keyword.

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns
   BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1052080 paths, 0 nets, and 36976 connections

Design statistics:
   Minimum period:  16.000ns (Maximum frequency:  62.500MHz)
   Maximum path delay from/to any node:   8.939ns
   Minimum input required time before clock:   8.079ns
   Minimum output required time after clock:   8.286ns


Analysis completed Tue Feb 28 13:37:56 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 26
Number of info messages: 3
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg484, speed -2
Opened constraints file system.pcf.

Tue Feb 28 13:38:06 2012

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   xps_npi_dma_0/xps_npi_dma_0/USER_LOGIC_I/CORE_IMPLEMENTATION/rst_global is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_ra
   w_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_ra
   w_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_
   data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_
   data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_
   data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_
   data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_
   data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 41 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui

********************************************************************************
At Local date and time: Wed Feb 29 10:03:24 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx75csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx75csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx75' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

ERROR:ConstraintSystem:59 - Constraint <NET
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/selfrefresh_mcb_mode" TIG;> [system.ucf(114)]: NET
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0
   /selfrefresh_mcb_mode" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:58 - Constraint <INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";> [system.ucf(119)]: INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

ERROR:ConstraintSystem:58 - Constraint <INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH";> [system.ucf(122)]: INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d1*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[0]" LOC = B21 |>
   [system.ucf(124)]: NET "mcbx_dram_addr[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[0]" LOC = B21 |> [system.ucf(124)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(124)]: NET "mcbx_dram_addr[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[1]" LOC = B22 |>
   [system.ucf(125)]: NET "mcbx_dram_addr[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[1]" LOC = B22 |> [system.ucf(125)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(125)]: NET "mcbx_dram_addr[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[2]" LOC = C22 |>
   [system.ucf(126)]: NET "mcbx_dram_addr[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[2]" LOC = C22 |> [system.ucf(126)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(126)]: NET "mcbx_dram_addr[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[3]" LOC = J21 |>
   [system.ucf(127)]: NET "mcbx_dram_addr[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[3]" LOC = J21 |> [system.ucf(127)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(127)]: NET "mcbx_dram_addr[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[4]" LOC = D22 |>
   [system.ucf(128)]: NET "mcbx_dram_addr[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[4]" LOC = D22 |> [system.ucf(128)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(128)]: NET "mcbx_dram_addr[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[5]" LOC = L17 |>
   [system.ucf(129)]: NET "mcbx_dram_addr[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[5]" LOC = L17 |> [system.ucf(129)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(129)]: NET "mcbx_dram_addr[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[6]" LOC = K17 |>
   [system.ucf(130)]: NET "mcbx_dram_addr[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[6]" LOC = K17 |> [system.ucf(130)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(130)]: NET "mcbx_dram_addr[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[7]" LOC = C20 |>
   [system.ucf(131)]: NET "mcbx_dram_addr[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[7]" LOC = C20 |> [system.ucf(131)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(131)]: NET "mcbx_dram_addr[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[8]" LOC = G20 |>
   [system.ucf(132)]: NET "mcbx_dram_addr[8]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[8]" LOC = G20 |> [system.ucf(132)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(132)]: NET "mcbx_dram_addr[8]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[9]" LOC = G22 |>
   [system.ucf(133)]: NET "mcbx_dram_addr[9]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[9]" LOC = G22 |> [system.ucf(133)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(133)]: NET "mcbx_dram_addr[9]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[10]" LOC = D21 |>
   [system.ucf(134)]: NET "mcbx_dram_addr[10]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[10]" LOC = D21 |> [system.ucf(134)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(134)]: NET "mcbx_dram_addr[10]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[11]" LOC = H20 |>
   [system.ucf(135)]: NET "mcbx_dram_addr[11]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[11]" LOC = H20 |> [system.ucf(135)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(135)]: NET "mcbx_dram_addr[11]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_addr[12]" LOC = E22 |>
   [system.ucf(136)]: NET "mcbx_dram_addr[12]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr[12]" LOC = E22 |> [system.ucf(136)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(136)]: NET "mcbx_dram_addr[12]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ba[0]" LOC = K18 |>
   [system.ucf(137)]: NET "mcbx_dram_ba[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba[0]" LOC = K18 |> [system.ucf(137)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(137)]: NET "mcbx_dram_ba[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ba[1]" LOC = K19 |>
   [system.ucf(138)]: NET "mcbx_dram_ba[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba[1]" LOC = K19 |> [system.ucf(138)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(138)]: NET "mcbx_dram_ba[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ba[2]" LOC = H22 |>
   [system.ucf(139)]: NET "mcbx_dram_ba[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba[2]" LOC = H22 |> [system.ucf(139)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(139)]: NET "mcbx_dram_ba[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ras_n" LOC = M18 |>
   [system.ucf(140)]: NET "mcbx_dram_ras_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ras_n" LOC = M18 |> [system.ucf(140)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(140)]: NET "mcbx_dram_ras_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_cas_n" LOC = M19 |>
   [system.ucf(141)]: NET "mcbx_dram_cas_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cas_n" LOC = M19 |> [system.ucf(141)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(141)]: NET "mcbx_dram_cas_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_we_n" LOC = H21 |>
   [system.ucf(142)]: NET "mcbx_dram_we_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_we_n" LOC = H21 |> [system.ucf(142)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(142)]: NET "mcbx_dram_we_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_cke" LOC = E20 |>
   [system.ucf(143)]: NET "mcbx_dram_cke" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cke" LOC = E20 |> [system.ucf(143)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(143)]: NET "mcbx_dram_cke" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_clk" LOC = J17 |>
   [system.ucf(144)]: NET "mcbx_dram_clk" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk" LOC = J17 |> [system.ucf(144)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(144)]: NET "mcbx_dram_clk" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_clk_n" LOC = J19 |>
   [system.ucf(145)]: NET "mcbx_dram_clk_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk_n" LOC = J19 |> [system.ucf(145)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(145)]: NET "mcbx_dram_clk_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[0]" LOC = N20 |>
   [system.ucf(146)]: NET "mcbx_dram_dq[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[0]" LOC = N20 |> [system.ucf(146)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(146)]: NET "mcbx_dram_dq[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[1]" LOC = N22 |>
   [system.ucf(147)]: NET "mcbx_dram_dq[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[1]" LOC = N22 |> [system.ucf(147)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(147)]: NET "mcbx_dram_dq[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[2]" LOC = N19 |>
   [system.ucf(148)]: NET "mcbx_dram_dq[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[2]" LOC = N19 |> [system.ucf(148)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(148)]: NET "mcbx_dram_dq[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[3]" LOC = M20 |>
   [system.ucf(149)]: NET "mcbx_dram_dq[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[3]" LOC = M20 |> [system.ucf(149)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(149)]: NET "mcbx_dram_dq[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[4]" LOC = L20 |>
   [system.ucf(150)]: NET "mcbx_dram_dq[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[4]" LOC = L20 |> [system.ucf(150)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(150)]: NET "mcbx_dram_dq[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[5]" LOC = L22 |>
   [system.ucf(151)]: NET "mcbx_dram_dq[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[5]" LOC = L22 |> [system.ucf(151)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(151)]: NET "mcbx_dram_dq[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[6]" LOC = K21 |>
   [system.ucf(152)]: NET "mcbx_dram_dq[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[6]" LOC = K21 |> [system.ucf(152)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(152)]: NET "mcbx_dram_dq[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[7]" LOC = K22 |>
   [system.ucf(153)]: NET "mcbx_dram_dq[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[7]" LOC = K22 |> [system.ucf(153)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(153)]: NET "mcbx_dram_dq[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[8]" LOC = P21 |>
   [system.ucf(154)]: NET "mcbx_dram_dq[8]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[8]" LOC = P21 |> [system.ucf(154)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(154)]: NET "mcbx_dram_dq[8]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[9]" LOC = P22 |>
   [system.ucf(155)]: NET "mcbx_dram_dq[9]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[9]" LOC = P22 |> [system.ucf(155)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(155)]: NET "mcbx_dram_dq[9]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[10]" LOC = R20 |>
   [system.ucf(156)]: NET "mcbx_dram_dq[10]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[10]" LOC = R20 |> [system.ucf(156)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(156)]: NET "mcbx_dram_dq[10]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[11]" LOC = R22 |>
   [system.ucf(157)]: NET "mcbx_dram_dq[11]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[11]" LOC = R22 |> [system.ucf(157)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(157)]: NET "mcbx_dram_dq[11]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[12]" LOC = U20 |>
   [system.ucf(158)]: NET "mcbx_dram_dq[12]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[12]" LOC = U20 |> [system.ucf(158)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(158)]: NET "mcbx_dram_dq[12]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[13]" LOC = U22 |>
   [system.ucf(159)]: NET "mcbx_dram_dq[13]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[13]" LOC = U22 |> [system.ucf(159)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(159)]: NET "mcbx_dram_dq[13]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[14]" LOC = V21 |>
   [system.ucf(160)]: NET "mcbx_dram_dq[14]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[14]" LOC = V21 |> [system.ucf(160)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(160)]: NET "mcbx_dram_dq[14]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dq[15]" LOC = V22 |>
   [system.ucf(161)]: NET "mcbx_dram_dq[15]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq[15]" LOC = V22 |> [system.ucf(161)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(161)]: NET "mcbx_dram_dq[15]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dqs" LOC = M21 |>
   [system.ucf(162)]: NET "mcbx_dram_dqs" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs" LOC = M21 |> [system.ucf(162)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(162)]: NET "mcbx_dram_dqs" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ldm" LOC = K20 |>
   [system.ucf(163)]: NET "mcbx_dram_ldm" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ldm" LOC = K20 |> [system.ucf(163)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(163)]: NET "mcbx_dram_ldm" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_dqs_n" LOC = M22 |>
   [system.ucf(164)]: NET "mcbx_dram_dqs_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs_n" LOC = M22 |> [system.ucf(164)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(164)]: NET "mcbx_dram_dqs_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_udqs" LOC = T21 |>
   [system.ucf(165)]: NET "mcbx_dram_udqs" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs" LOC = T21 |> [system.ucf(165)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(165)]: NET "mcbx_dram_udqs" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_udqs_n" LOC = T22 |>
   [system.ucf(166)]: NET "mcbx_dram_udqs_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs_n" LOC = T22 |> [system.ucf(166)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_SSTL15_II;>
   [system.ucf(166)]: NET "mcbx_dram_udqs_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_udm" LOC = L19 |>
   [system.ucf(167)]: NET "mcbx_dram_udm" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udm" LOC = L19 |> [system.ucf(167)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(167)]: NET "mcbx_dram_udm" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_odt" LOC = J22 |>
   [system.ucf(168)]: NET "mcbx_dram_odt" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_odt" LOC = J22 |> [system.ucf(168)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(168)]: NET "mcbx_dram_odt" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "mcbx_dram_ddr3_rst" LOC = H19 |>
   [system.ucf(169)]: NET "mcbx_dram_ddr3_rst" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ddr3_rst" LOC = H19 |> [system.ucf(169)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(169)]: NET "mcbx_dram_ddr3_rst" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "rzq" LOC = F15 |>
   [system.ucf(170)]: NET "rzq" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "rzq" LOC = F15 |> [system.ucf(170)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(170)]: NET "rzq" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "zio" LOC = F13 |>
   [system.ucf(171)]: NET "zio" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "zio" LOC = F13 |> [system.ucf(171)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(171)]: NET "zio" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem:192 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMS and
   cannot be actively used by the referencing TIg constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]
   <TIMESPEC TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>

WARNING:ConstraintSystem:194 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:NgdBuild:1345 - The constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> is overridden by the constraint
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
WARNING:NgdBuild:1345 - The constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" TIG;> is overridden by the constraint
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" TIG;> [system.ucf(123)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    99
  Number of warnings: 131

Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   52 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Feb 29 10:12:57 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_zio_pin" LOC = F13>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_rzq_pin" LOC = F15>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>" LOC = N20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>" LOC = N22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>" LOC = N19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>" LOC = M20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>" LOC = L20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>" LOC = L22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>" LOC = K21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>" LOC = K22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>" LOC = P21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>" LOC = P22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>" LOC = R20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>" LOC = R22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>" LOC = U20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>" LOC = U22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>" LOC = V21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>" LOC = V22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>" LOC = K18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>" LOC = K19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>" LOC = H22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>" LOC = B21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>" LOC = B22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>" LOC = C22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>" LOC = J21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>" LOC = D22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>" LOC = L17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>" LOC = K17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>" LOC = C20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>" LOC = G20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>" LOC = G22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>" LOC = D21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>" LOC = H20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>" LOC = E22>' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/selfrefresh_mcb_mode" TIG;> [system.ucf(114)]: NET
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0
   /selfrefresh_mcb_mode" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:58 - Constraint <INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";> [system.ucf(119)]: INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

ERROR:ConstraintSystem:58 - Constraint <INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH";> [system.ucf(122)]: INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d1*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin"
   LOC = H19 |> [system.ucf(169)]: NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" LOC = H19 |> [system.ucf(169)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(169)]: NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem:192 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMS and
   cannot be actively used by the referencing TIg constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]
   <TIMESPEC TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>

WARNING:ConstraintSystem:194 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:NgdBuild:1345 - The constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> is overridden by the constraint
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;> [system.ucf(120)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
WARNING:NgdBuild:1345 - The constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" TIG;> is overridden by the constraint
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH" TIG;> [system.ucf(123)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_zio_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" LOC = F13> is
   overridden on the design object fpga_0_MCB1_zio_pin by the constraint <NET
   "fpga_0_MCB1_zio_pin" LOC = F13 |> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_rzq_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" LOC = F15> is
   overridden on the design object fpga_0_MCB1_rzq_pin by the constraint <NET
   "fpga_0_MCB1_rzq_pin" LOC = F15 |> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_odt_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC
   = J22> is overridden on the design object fpga_0_MCB1_mcbx_dram_odt_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22 |>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ldm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC
   = K20> is overridden on the design object fpga_0_MCB1_mcbx_dram_ldm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20 |>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC
   = L19> is overridden on the design object fpga_0_MCB1_mcbx_dram_udm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19 |>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   LOC = T22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22 |> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC
   = T21> is overridden on the design object fpga_0_MCB1_mcbx_dram_udqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21 |>
   [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   LOC = M22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22 |>
   [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC
   = M21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21 |>
   [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   LOC = J19> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19 |>
   [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC
   = J17> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17 |>
   [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cke_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC
   = E20> is overridden on the design object fpga_0_MCB1_mcbx_dram_cke_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20 |>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_we_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC
   = H21> is overridden on the design object fpga_0_MCB1_mcbx_dram_we_n_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21 |>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cas_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   LOC = M19> is overridden on the design object fpga_0_MCB1_mcbx_dram_cas_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19 |>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ras_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   LOC = M18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ras_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18 |>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   LOC = N20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[0]" LOC = N20 |>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   LOC = N22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[1]" LOC = N22 |>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   LOC = N19> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[2]" LOC = N19 |>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   LOC = M20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<3>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[3]" LOC = M20 |>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   LOC = L20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<4>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[4]" LOC = L20 |>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   LOC = L22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<5>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[5]" LOC = L22 |>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   LOC = K21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<6>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[6]" LOC = K21 |>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   LOC = K22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<7>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[7]" LOC = K22 |>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   LOC = P21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<8>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[8]" LOC = P21 |>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   LOC = P22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<9>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[9]" LOC = P22 |>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   LOC = R20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[10]" LOC = R20 |> [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   LOC = R22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[11]" LOC = R22 |> [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   LOC = U20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[12]" LOC = U20 |> [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   LOC = U22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[13]" LOC = U22 |> [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   LOC = V21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[14]" LOC = V21 |> [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   LOC = V22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[15]" LOC = V22 |> [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   LOC = K18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[0]" LOC = K18 |>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   LOC = K19> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[1]" LOC = K19 |>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   LOC = H22> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[2]" LOC = H22 |>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   LOC = B21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[0]" LOC = B21 |> [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   LOC = B22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[1]" LOC = B22 |> [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   LOC = C22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[2]" LOC = C22 |> [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   LOC = J21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[3]" LOC = J21 |> [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   LOC = D22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[4]" LOC = D22 |> [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   LOC = L17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[5]" LOC = L17 |> [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   LOC = K17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[6]" LOC = K17 |> [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   LOC = C20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[7]" LOC = C20 |> [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   LOC = G20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[8]" LOC = G20 |> [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   LOC = G22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[9]" LOC = G22 |> [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   LOC = D21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[10]" LOC = D21 |> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   LOC = H20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[11]" LOC = H20 |> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(136)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   LOC = E22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[12]" LOC = E22 |> [system.ucf(136)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     5
  Number of warnings: 225

Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   52 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Feb 29 10:19:22 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx75csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx75csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx75' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Copying cache implementation netlist
IPNAME:xps_i2c_slave INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Copying cache implementation netlist
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Copying cache implementation netlist
IPNAME:xps_npi_dma INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP
Detected tx_fifo.ngc
Detected tx_fifo is of a right size
Detected rx_fifo.ngc

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 36.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_zio_pin" LOC = F13>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_rzq_pin" LOC = F15>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>" LOC = N20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>" LOC = N22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>" LOC = N19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>" LOC = M20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>" LOC = L20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>" LOC = L22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>" LOC = K21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>" LOC = K22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>" LOC = P21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>" LOC = P22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>" LOC = R20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>" LOC = R22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>" LOC = U20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>" LOC = U22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>" LOC = V21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>" LOC = V22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>" LOC = K18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>" LOC = K19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>" LOC = H22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>" LOC = B21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>" LOC = B22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>" LOC = C22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>" LOC = J21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>" LOC = D22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>" LOC = L17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>" LOC = K17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>" LOC = C20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>" LOC = G20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>" LOC = G22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>" LOC = D21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>" LOC = H20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>" LOC = E22>' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin"
   LOC = H19 |> [system.ucf(169)]: NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" LOC = H19 |> [system.ucf(169)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(169)]: NET "fpga_0_MCB1_mcbx_dram_ddr3_rst_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_zio_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" LOC = F13> is
   overridden on the design object fpga_0_MCB1_zio_pin by the constraint <NET
   "fpga_0_MCB1_zio_pin" LOC = F13 |> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_rzq_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" LOC = F15> is
   overridden on the design object fpga_0_MCB1_rzq_pin by the constraint <NET
   "fpga_0_MCB1_rzq_pin" LOC = F15 |> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_odt_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC
   = J22> is overridden on the design object fpga_0_MCB1_mcbx_dram_odt_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22 |>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ldm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC
   = K20> is overridden on the design object fpga_0_MCB1_mcbx_dram_ldm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20 |>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC
   = L19> is overridden on the design object fpga_0_MCB1_mcbx_dram_udm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19 |>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   LOC = T22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22 |> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC
   = T21> is overridden on the design object fpga_0_MCB1_mcbx_dram_udqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21 |>
   [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   LOC = M22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22 |>
   [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC
   = M21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21 |>
   [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   LOC = J19> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19 |>
   [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC
   = J17> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17 |>
   [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cke_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC
   = E20> is overridden on the design object fpga_0_MCB1_mcbx_dram_cke_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20 |>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_we_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC
   = H21> is overridden on the design object fpga_0_MCB1_mcbx_dram_we_n_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21 |>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cas_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   LOC = M19> is overridden on the design object fpga_0_MCB1_mcbx_dram_cas_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19 |>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ras_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   LOC = M18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ras_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18 |>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   LOC = N20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[0]" LOC = N20 |>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   LOC = N22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[1]" LOC = N22 |>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   LOC = N19> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[2]" LOC = N19 |>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   LOC = M20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<3>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[3]" LOC = M20 |>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   LOC = L20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<4>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[4]" LOC = L20 |>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   LOC = L22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<5>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[5]" LOC = L22 |>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   LOC = K21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<6>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[6]" LOC = K21 |>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   LOC = K22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<7>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[7]" LOC = K22 |>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   LOC = P21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<8>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[8]" LOC = P21 |>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   LOC = P22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<9>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[9]" LOC = P22 |>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   LOC = R20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[10]" LOC = R20 |> [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   LOC = R22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[11]" LOC = R22 |> [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   LOC = U20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[12]" LOC = U20 |> [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   LOC = U22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[13]" LOC = U22 |> [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   LOC = V21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[14]" LOC = V21 |> [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   LOC = V22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[15]" LOC = V22 |> [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   LOC = K18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[0]" LOC = K18 |>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   LOC = K19> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[1]" LOC = K19 |>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   LOC = H22> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[2]" LOC = H22 |>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   LOC = B21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[0]" LOC = B21 |> [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   LOC = B22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[1]" LOC = B22 |> [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   LOC = C22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[2]" LOC = C22 |> [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   LOC = J21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[3]" LOC = J21 |> [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   LOC = D22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[4]" LOC = D22 |> [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   LOC = L17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[5]" LOC = L17 |> [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   LOC = K17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[6]" LOC = K17 |> [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   LOC = C20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[7]" LOC = C20 |> [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   LOC = G20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[8]" LOC = G20 |> [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   LOC = G22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[9]" LOC = G22 |> [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   LOC = D21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[10]" LOC = D21 |> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   LOC = H20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[11]" LOC = H20 |> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(136)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   LOC = E22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[12]" LOC = E22 |> [system.ucf(136)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 218

Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   52 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Feb 29 10:24:28 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_zio_pin" LOC = F13>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_rzq_pin" LOC = F15>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC = H19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>" LOC = N20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>" LOC = N22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>" LOC = N19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>" LOC = M20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>" LOC = L20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>" LOC = L22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>" LOC = K21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>" LOC = K22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>" LOC = P21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>" LOC = P22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>" LOC = R20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>" LOC = R22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>" LOC = U20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>" LOC = U22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>" LOC = V21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>" LOC = V22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>" LOC = K18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>" LOC = K19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>" LOC = H22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>" LOC = B21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>" LOC = B22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>" LOC = C22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>" LOC = J21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>" LOC = D22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>" LOC = L17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>" LOC = K17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>" LOC = C20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>" LOC = G20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>" LOC = G22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>" LOC = D21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>" LOC = H20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>" LOC = E22>' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_zio_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" LOC = F13> is
   overridden on the design object fpga_0_MCB1_zio_pin by the constraint <NET
   "fpga_0_MCB1_zio_pin" LOC = F13 |> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_rzq_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" LOC = F15> is
   overridden on the design object fpga_0_MCB1_rzq_pin by the constraint <NET
   "fpga_0_MCB1_rzq_pin" LOC = F15 |> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_rst_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(169)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC
   = H19> is overridden on the design object fpga_0_MCB1_mcbx_dram_rst_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC = H19 |>
   [system.ucf(169)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_odt_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC
   = J22> is overridden on the design object fpga_0_MCB1_mcbx_dram_odt_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22 |>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ldm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC
   = K20> is overridden on the design object fpga_0_MCB1_mcbx_dram_ldm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20 |>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC
   = L19> is overridden on the design object fpga_0_MCB1_mcbx_dram_udm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19 |>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   LOC = T22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22 |> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC
   = T21> is overridden on the design object fpga_0_MCB1_mcbx_dram_udqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21 |>
   [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   LOC = M22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22 |>
   [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC
   = M21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21 |>
   [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   LOC = J19> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19 |>
   [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC
   = J17> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17 |>
   [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cke_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC
   = E20> is overridden on the design object fpga_0_MCB1_mcbx_dram_cke_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20 |>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_we_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC
   = H21> is overridden on the design object fpga_0_MCB1_mcbx_dram_we_n_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21 |>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cas_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   LOC = M19> is overridden on the design object fpga_0_MCB1_mcbx_dram_cas_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19 |>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ras_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   LOC = M18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ras_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18 |>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   LOC = N20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[0]" LOC = N20 |>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   LOC = N22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[1]" LOC = N22 |>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   LOC = N19> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[2]" LOC = N19 |>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   LOC = M20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<3>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[3]" LOC = M20 |>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   LOC = L20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<4>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[4]" LOC = L20 |>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   LOC = L22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<5>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[5]" LOC = L22 |>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   LOC = K21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<6>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[6]" LOC = K21 |>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   LOC = K22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<7>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[7]" LOC = K22 |>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   LOC = P21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<8>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[8]" LOC = P21 |>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   LOC = P22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<9>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[9]" LOC = P22 |>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   LOC = R20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[10]" LOC = R20 |> [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   LOC = R22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[11]" LOC = R22 |> [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   LOC = U20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[12]" LOC = U20 |> [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   LOC = U22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[13]" LOC = U22 |> [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   LOC = V21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[14]" LOC = V21 |> [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   LOC = V22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[15]" LOC = V22 |> [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   LOC = K18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[0]" LOC = K18 |>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   LOC = K19> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[1]" LOC = K19 |>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   LOC = H22> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[2]" LOC = H22 |>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   LOC = B21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[0]" LOC = B21 |> [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   LOC = B22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[1]" LOC = B22 |> [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   LOC = C22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[2]" LOC = C22 |> [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   LOC = J21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[3]" LOC = J21 |> [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   LOC = D22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[4]" LOC = D22 |> [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   LOC = L17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[5]" LOC = L17 |> [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   LOC = K17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[6]" LOC = K17 |> [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   LOC = C20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[7]" LOC = C20 |> [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   LOC = G20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[8]" LOC = G20 |> [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   LOC = G22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[9]" LOC = G22 |> [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   LOC = D21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[10]" LOC = D21 |> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   LOC = H20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[11]" LOC = H20 |> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(136)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   LOC = E22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[12]" LOC = E22 |> [system.ucf(136)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 220

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx75csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:27abee5c) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:27abee5c) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b13296e0) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 36 secs 

Phase 9.8  Global Placement
.............................................................................
..............................................................................................................................................................................
.......................................................................................................................
.........................................................
Phase 9.8  Global Placement (Checksum:2d5b6ff8) REAL time: 3 mins 14 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2d5b6ff8) REAL time: 3 mins 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ab6d088a) REAL time: 3 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ab6d088a) REAL time: 3 mins 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2f143ab7) REAL time: 3 mins 46 secs 

Total REAL time to Placer completion: 3 mins 47 secs 
Total CPU  time to Placer completion: 3 mins 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of  93,296    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  689 MB
Total REAL time to MAP completion:  3 mins 58 secs 
Total CPU time to MAP completion:   3 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx75.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx75, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  93,296    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43737 unrouted;      REAL time: 30 secs 

Phase  2  : 36389 unrouted;      REAL time: 35 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15590 unrouted;      REAL time: 1 mins 30 secs 

Phase  4  : 15590 unrouted; (Setup:0, Hold:217, Component Switching Limit:0)     REAL time: 1 mins 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 33 secs 
Total REAL time to Router completion: 2 mins 33 secs 
Total CPU time to Router completion: 2 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2226 |  1.074     |  2.551      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   71 |  0.402     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   58 |  1.019     |  2.502      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.246      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   26 |  0.000     |  1.660      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.406     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   21 |  6.449     | 10.947      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.286      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  3.498      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.557ns|     9.443ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.558ns|     8.442ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.970ns|    19.030ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.204ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.450ns|     5.950ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.227ns|     7.773ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.050ns|     5.950ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.202ns|     5.798ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.280ns|     1.553ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.460ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.912ns|     9.574ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.382ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     6.057ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.030ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|      9.574ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|      9.574ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 43 secs 
Total CPU time to PAR completion: 2 mins 42 secs 

Peak Memory Usage:  703 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Feb 29 10:37:24 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Feb 29 10:37:29 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx75csg484-2 -lang vhdl -lp C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx75csg484-2 -lang vhdl -lp
C:/Projects/Trenz/repos/TE063X-Reference-Designs/TE-EDK-IP/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx75' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MPMC_MCB_DRP_CLK_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 465 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x40000000-0x47ffffff) DDR3_SDRAM	mb_plb
  (0x40000000-0x47ffffff) DDR3_SDRAM	dxcl
  (0x40000000-0x47ffffff) DDR3_SDRAM	ixcl
  (0x81400000-0x8140ffff) LED	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc1a00000-0xc1a0ffff) xps_npi_dma_0	mb_plb
  (0xc6e00000-0xc6e0ffff) xps_i2c_slave_0	mb_plb
  (0xc7200000-0xc720ffff) xps_fx2_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 468 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LED - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:SPI_FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:debug_module - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_i2c_slave, INSTANCE:xps_i2c_slave_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_i2c_slave_v1_20_a\data\xps_i2c_slave_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: xps_fx2, INSTANCE:xps_fx2_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_fx2_v1_30_a\data\xps_fx2_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: xps_npi_dma, INSTANCE:xps_npi_dma_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\TE-EDK-IP\MyProcessorIPLib\p
   cores\xps_npi_dma_v3_00_a\data\xps_npi_dma_v2_1_0.mpd line 33 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: xps_npi_dma_0_IP2INTC_Irpt -
   floating connection -
   C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
   line 384 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL0_LINESIZE value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 354 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:xps_fx2 INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - elaborating IP

*******************************************************************
* xps_fx2_0 : Generating TX FIFO LogiCORE
*******************************************************************

  Param values are : INSTANCE xps_fx2_0 HW_VER 1.30.a C_FAMILY spartan6
C_TX_FIFO_KBYTE 2 C_RX_FIFO_KBYTE 2 C_USE_ADDR_FIFO 0

  xps_fx2_0 : Running Core Generator to generate TX FIFO.
    * This will take several minutes. . .


*******************************************************************
* Successfully generated the TX FIFO LogiCORE: xps_fx2_0
*  - copied to ./implementation/xps_fx2_0_wrapper/
*******************************************************************



*******************************************************************
* xps_fx2_0 : Generating RX FIFO LogiCORE
*******************************************************************

  Param values are : INSTANCE xps_fx2_0 HW_VER 1.30.a C_FAMILY spartan6
C_TX_FIFO_KBYTE 2 C_RX_FIFO_KBYTE 2 C_USE_ADDR_FIFO 0

  xps_fx2_0 : Running Core Generator to generate FIFO.
    * This will take several minutes. . .


*******************************************************************
* Successfully generated the RX FIFO LogiCORE: xps_fx2_0
*  - copied to ./implementation/xps_fx2_0_wrapper/
*******************************************************************


Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 162 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 270 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 293 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_i2c_slave_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 317 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_fx2_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 344 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_npi_dma_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 372 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 66 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 108 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 178 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. ddr3_sdram_wrapper.ngc
../ddr3_sdram_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 283 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:usb_clock_generator_wrapper INSTANCE:usb_clock_generator -
C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\system.mhs
line 330 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx75csg484-2 -intstyle silent -i -sd .. usb_clock_generator_wrapper.ngc
../usb_clock_generator_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper/usb_clock_generator_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_clock_generator_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../usb_clock_generator_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 507.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx75csg484-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
 

Using Flow File:
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx75csg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx75csg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementation
/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rs232_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_i2c_slave_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/usb_clock_generator_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_fx2_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/rx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/tx_fifo.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/led_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/mb_plb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/spi_flash_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/xps_npi_dma_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/lmb_bram_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementatio
n/ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH";>
   [C:/Projects/Trenz/repos/TE063X-Reference-Designs/reference-TE0630/implementa
   tion/ddr3_sdram_wrapper.ncf(6)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_DDR3_SDRAM_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_zio_pin" LOC = F13>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_rzq_pin" LOC = F15>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC = H19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>" LOC = N20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>" LOC = N22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>" LOC = N19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>" LOC = M20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>" LOC = L20>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>" LOC = L22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>" LOC = K21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>" LOC = K22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>" LOC = P21>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>" LOC = P22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>" LOC = R20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>" LOC = R22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>" LOC = U20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>" LOC = U22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>" LOC = V21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>" LOC = V22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>" LOC = K18>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>" LOC = K19>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>" LOC = H22>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>" LOC = B21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>" LOC = B22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>" LOC = C22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>" LOC = J21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>" LOC = D22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>" LOC = L17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>" LOC = K17>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>" LOC = C20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>" LOC = G20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>" LOC = G22>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>" LOC = D21>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>" LOC = H20>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>" LOC = E22>' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_MCB_180_nobuf = PERIOD "clk_MCB_180_nobuf"
   TS_sys_clk_pin / 6.25 PHASE 800 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_MCB_nobuf = PERIOD "clk_MCB_nobuf" TS_sys_clk_pin /
   6.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   / 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'USB_IFCLK_pin', used in period specification
   'TS_USB_IFCLK_pin', was traced into DCM_SP instance
   usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0 =
   PERIOD "usb_clock_generator_usb_clock_generator_SIG_DCM0_CLK0"
   TS_USB_IFCLK_pin HIGH 50>

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FD_pin<*>" 			OFFSET
   =  IN   9 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(69)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGB_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(71)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <NET "USB_FLAGD_pin" 			OFFSET
   =  IN  10 ns BEFORE "USB_IFCLK_pin" RISING;> [system.ucf(72)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_zio_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_zio_pin" LOC = F13> is
   overridden on the design object fpga_0_MCB1_zio_pin by the constraint <NET
   "fpga_0_MCB1_zio_pin" LOC = F13 |> [system.ucf(171)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object fpga_0_MCB1_rzq_pin by the
   constraint <IOSTANDARD = SSTL15_II;> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_rzq_pin" LOC = F15> is
   overridden on the design object fpga_0_MCB1_rzq_pin by the constraint <NET
   "fpga_0_MCB1_rzq_pin" LOC = F15 |> [system.ucf(170)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_rst_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(169)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC
   = H19> is overridden on the design object fpga_0_MCB1_mcbx_dram_rst_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_rst_pin" LOC = H19 |>
   [system.ucf(169)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_odt_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC
   = J22> is overridden on the design object fpga_0_MCB1_mcbx_dram_odt_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_odt_pin" LOC = J22 |>
   [system.ucf(168)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ldm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC
   = K20> is overridden on the design object fpga_0_MCB1_mcbx_dram_ldm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_ldm_pin" LOC = K20 |>
   [system.ucf(163)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udm_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC
   = L19> is overridden on the design object fpga_0_MCB1_mcbx_dram_udm_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udm_pin" LOC = L19 |>
   [system.ucf(167)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_n_pin"
   LOC = T22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_n_pin by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_udqs_n_pin" LOC = T22 |> [system.ucf(166)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_udqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC
   = T21> is overridden on the design object fpga_0_MCB1_mcbx_dram_udqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_udqs_pin" LOC = T21 |>
   [system.ucf(165)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin"
   LOC = M22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_n_pin" LOC = M22 |>
   [system.ucf(164)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dqs_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC
   = M21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dqs_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_dqs_pin" LOC = M21 |>
   [system.ucf(162)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_n_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin"
   LOC = J19> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_n_pin" LOC = J19 |>
   [system.ucf(145)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin"
   IOSTANDARD = "DIFF_SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_clk_pin by the constraint <IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC
   = J17> is overridden on the design object fpga_0_MCB1_mcbx_dram_clk_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_clk_pin" LOC = J17 |>
   [system.ucf(144)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cke_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC
   = E20> is overridden on the design object fpga_0_MCB1_mcbx_dram_cke_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_cke_pin" LOC = E20 |>
   [system.ucf(143)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_we_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC
   = H21> is overridden on the design object fpga_0_MCB1_mcbx_dram_we_n_pin by
   the constraint <NET "fpga_0_MCB1_mcbx_dram_we_n_pin" LOC = H21 |>
   [system.ucf(142)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_cas_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin"
   LOC = M19> is overridden on the design object fpga_0_MCB1_mcbx_dram_cas_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_cas_n_pin" LOC = M19 |>
   [system.ucf(141)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ras_n_pin by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin"
   LOC = M18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ras_n_pin
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ras_n_pin" LOC = M18 |>
   [system.ucf(140)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<0>"
   LOC = N20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[0]" LOC = N20 |>
   [system.ucf(146)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<1>"
   LOC = N22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[1]" LOC = N22 |>
   [system.ucf(147)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<2>"
   LOC = N19> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[2]" LOC = N19 |>
   [system.ucf(148)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<3>"
   LOC = M20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<3>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[3]" LOC = M20 |>
   [system.ucf(149)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<4>"
   LOC = L20> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<4>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[4]" LOC = L20 |>
   [system.ucf(150)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<5>"
   LOC = L22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<5>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[5]" LOC = L22 |>
   [system.ucf(151)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<6>"
   LOC = K21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<6>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[6]" LOC = K21 |>
   [system.ucf(152)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<7>"
   LOC = K22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<7>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[7]" LOC = K22 |>
   [system.ucf(153)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<8>"
   LOC = P21> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<8>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[8]" LOC = P21 |>
   [system.ucf(154)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<9>"
   LOC = P22> is overridden on the design object fpga_0_MCB1_mcbx_dram_dq_pin<9>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin[9]" LOC = P22 |>
   [system.ucf(155)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<10>"
   LOC = R20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[10]" LOC = R20 |> [system.ucf(156)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<11>"
   LOC = R22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[11]" LOC = R22 |> [system.ucf(157)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<12>"
   LOC = U20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[12]" LOC = U20 |> [system.ucf(158)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<13>"
   LOC = U22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<13> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[13]" LOC = U22 |> [system.ucf(159)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<14>"
   LOC = V21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<14> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[14]" LOC = V21 |> [system.ucf(160)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_dq_pin<15>"
   LOC = V22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_dq_pin<15> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_dq_pin[15]" LOC = V22 |> [system.ucf(161)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<0>"
   LOC = K18> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<0>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[0]" LOC = K18 |>
   [system.ucf(137)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<1>"
   LOC = K19> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<1>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[1]" LOC = K19 |>
   [system.ucf(138)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_ba_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin<2>"
   LOC = H22> is overridden on the design object fpga_0_MCB1_mcbx_dram_ba_pin<2>
   by the constraint <NET "fpga_0_MCB1_mcbx_dram_ba_pin[2]" LOC = H22 |>
   [system.ucf(139)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<0>"
   LOC = B21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<0> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[0]" LOC = B21 |> [system.ucf(124)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<1>"
   LOC = B22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<1> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[1]" LOC = B22 |> [system.ucf(125)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<2>"
   LOC = C22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<2> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[2]" LOC = C22 |> [system.ucf(126)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<3>"
   LOC = J21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<3> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[3]" LOC = J21 |> [system.ucf(127)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<4>"
   LOC = D22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<4> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[4]" LOC = D22 |> [system.ucf(128)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<5>"
   LOC = L17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<5> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[5]" LOC = L17 |> [system.ucf(129)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<6>"
   LOC = K17> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<6> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[6]" LOC = K17 |> [system.ucf(130)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<7>"
   LOC = C20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<7> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[7]" LOC = C20 |> [system.ucf(131)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<8>"
   LOC = G20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<8> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[8]" LOC = G20 |> [system.ucf(132)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <IOSTANDARD = SSTL15_II;>
   [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<9>"
   LOC = G22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<9> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[9]" LOC = G22 |> [system.ucf(133)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<10>"
   LOC = D21> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<10> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[10]" LOC = D21 |> [system.ucf(134)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<11>"
   LOC = H20> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<11> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[11]" LOC = H20 |> [system.ucf(135)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   IOSTANDARD = "SSTL15_II"> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <IOSTANDARD =
   SSTL15_II;> [system.ucf(136)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB1_mcbx_dram_addr_pin<12>"
   LOC = E22> is overridden on the design object
   fpga_0_MCB1_mcbx_dram_addr_pin<12> by the constraint <NET
   "fpga_0_MCB1_mcbx_dram_addr_pin[12]" LOC = E22 |> [system.ucf(136)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM0_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.833333)
   was detected for the CLKIN_PERIOD attribute on DCM
   "usb_clock_generator/DCM1_INST/Using_Virtex.DCM_INST".  This does not match
   the PERIOD constraint value (20833 ps.).  The uncertainty calculation will
   use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 220

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx75csg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal USB_FLAGA_pin connected to top level port
   USB_FLAGA_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING" ignored during timing
   analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:27abee5c) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:27abee5c) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b13296e0) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:ddd603ad) REAL time: 1 mins 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ddd603ad) REAL time: 1 mins 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ddd603ad) REAL time: 1 mins 35 secs 

Phase 9.8  Global Placement
.............................................................................
..............................................................................................................................................................................
.......................................................................................................................
.........................................................
Phase 9.8  Global Placement (Checksum:2d5b6ff8) REAL time: 3 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2d5b6ff8) REAL time: 3 mins 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ab6d088a) REAL time: 3 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ab6d088a) REAL time: 3 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2f143ab7) REAL time: 3 mins 44 secs 

Total REAL time to Placer completion: 3 mins 45 secs 
Total CPU  time to Placer completion: 3 mins 44 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   58
Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of unique control sets:             391
    Number of slice register sites lost
      to control set restrictions:           1,390 out of  93,296    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  688 MB
Total REAL time to MAP completion:  3 mins 56 secs 
Total CPU time to MAP completion:   3 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx75.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx75, package csg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx75' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------
WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12709)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12710)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12711)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12712)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12713)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12714)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12715)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12716)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12717)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BEFORE COMP "USB_IFCLK_pin"
   "RISING";> [system.pcf(12718)], is specified without a duration.  This will result in a lack of hold time checks in
   timing reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,028 out of  93,296    6
    Number used as Flip Flops:               6,019
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,333 out of  46,648   13
    Number used as logic:                    5,849 out of  46,648   12
      Number using O6 output only:           4,247
      Number using O5 output only:             229
      Number using O5 and O6:                1,373
      Number used as ROM:                        0
    Number used as Memory:                     331 out of  11,072    2
      Number used as Dual Port RAM:            160
        Number using O6 output only:             8
        Number using O5 output only:             4
        Number using O5 and O6:                148
      Number used as Single Port RAM:            0
      Number used as Shift Register:           171
        Number using O6 output only:            82
        Number using O5 output only:             2
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    153
      Number with same-slice register load:    130
      Number with same-slice carry load:        22
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 2,799 out of  11,662   24
  Number of LUT Flip Flop pairs used:        8,149
    Number with an unused Flip Flop:         2,715 out of   8,149   33
    Number with an unused LUT:               1,816 out of   8,149   22
    Number of fully used LUT-FF pairs:       3,618 out of   8,149   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  93,296    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     328   27
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of     172   16
  Number of RAMB8BWERs:                          0 out of     344    0
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     442    1
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     442    5
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  59 out of     442   13
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of     132    2
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
WARNING:Timing:3175 - USB_IFCLK_pin does not clock data from USB_FD_pin<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEFORE COMP "USB_IFCLK_pin" "RISING"; ignored during timing
   analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_
   IN has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43737 unrouted;      REAL time: 30 secs 

Phase  2  : 36389 unrouted;      REAL time: 35 secs 
WARNING:Route:436 - The router has detected an unroutable situation for one or more connections. The router will finish the rest of the
   design and leave them as unrouted. The cause of this behavior is either an issue with the placement or unroutable placement constraints.
   To allow you to use FPGA editor to isolate the problems, the following is a list of (up to 10) such unroutable connections:
	 Unroutable 	 signal: clock_generator_locked 	 pin: 
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_spartan6_mcb.gen_spartan6_bufpll_mcb.bufpll_0/LOCKED


Phase  3  : 15590 unrouted;      REAL time: 1 mins 30 secs 

Phase  4  : 15590 unrouted; (Setup:0, Hold:217, Component Switching Limit:0)     REAL time: 1 mins 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  6  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  7  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  8  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  9  : 1 unrouted; (Setup:0, Hold:245, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase 10  : 1 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 33 secs 
Total REAL time to Router completion: 2 mins 33 secs 
Total CPU time to Router completion: 2 mins 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y3| No   | 2226 |  1.074     |  2.551      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGMUX_X3Y13| No   |   71 |  0.402     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|           usb_clk_s |  BUFGMUX_X2Y2| No   |   58 |  1.019     |  2.502      |
+---------------------+--------------+------+------+------------+-------------+
|xps_i2c_slave_0_IP2I |              |      |      |            |             |
|            NTC_Irpt |         Local|      |    2 |  0.000     |  1.246      |
+---------------------+--------------+------+------+------------+-------------+
|xps_npi_dma_0/xps_np |              |      |      |            |             |
|i_dma_0/USER_LOGIC_I |              |      |      |            |             |
|/CORE_IMPLEMENTATION |              |      |      |            |             |
|         /rst_global |         Local|      |   26 |  0.000     |  1.660      |
+---------------------+--------------+------+------+------------+-------------+
| USB_IFCLK_pin_IBUFG |         Local|      |    3 |  1.406     |  5.396      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   21 |  6.449     | 10.947      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
| Mem_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/MPMC_Clk_ |              |      |      |            |             |
|     Mem_2x_bufpll_o |         Local|      |   35 |  0.704     |  2.286      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  3.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  3.498      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_180_nobuf = PERIOD TIMEGRP "cl | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  k_MCB_180_nobuf" TS_sys_clk_pin /         |             |            |            |        |            
   6.25 PHASE 0.8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_MCB_nobuf = PERIOD TIMEGRP "clk_MC | MINPERIOD   |     0.001ns|     1.599ns|       0|           0
  B_nobuf" TS_sys_clk_pin / 6.25 HIGH       |             |            |            |        |            
     50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_B2P = MAXDELAY FROM TIMEGRP "RAMS" TO  | MAXDELAY    |     0.341ns|     9.659ns|       0|           0
  TIMEGRP "PADS" 10 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 10 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGD_pin" OFFSET = IN 10 ns BE | SETUP       |     0.557ns|     9.443ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLOE_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     0.558ns|     8.442ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.970ns|    19.030ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.204ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         / 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLRD_pin" OFFSET = OUT 7.4 ns A | MAXDELAY    |     1.450ns|     5.950ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FLAGB_pin" OFFSET = IN 10 ns BE | SETUP       |     2.227ns|     7.773ns|       0|           0
  FORE COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_SLWR_pin" OFFSET = OUT 9 ns AFT | MAXDELAY    |     3.050ns|     5.950ns|       0|           0
  ER COMP "USB_IFCLK_pin" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_PKTEND_pin" OFFSET = OUT 9 ns A | MAXDELAY    |     3.202ns|     5.798ns|       0|           0
  FTER COMP "USB_IFCLK_pin" "RISING"        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USB_IFCLK_pin = PERIOD TIMEGRP "USB_IF | SETUP       |    19.280ns|     1.553ns|       0|           0
  CLK_pin" 20.833 ns HIGH 50| HOLD        |     0.460ns|            |       0|           0
                                            | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_usb_clock_generator_usb_clock_generato | SETUP       |     8.912ns|     9.574ns|       0|           0
  r_SIG_DCM0_CLK0 = PERIOD TIMEGRP          | HOLD        |     0.382ns|            |       0|           0
  "usb_clock_generator_usb_clock_generator_ |             |            |            |        |            
  SIG_DCM0_CLK0"         TS_USB_IFCLK_pin H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<0>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<1>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<2>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<3>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<4>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<5>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<6>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "USB_FD_pin<7>" OFFSET = IN 9 ns BEF | N/A         |         N/A|         N/A|     N/A|         N/A
  ORE COMP "USB_IFCLK_pin" "RISING"         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_S6_SYS_RST_SYNCH_ | SETUP       |         N/A|     6.057ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.994ns|            0|            0|            0|      1050027|
| TS_clk_MCB_180_nobuf          |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clk_MCB_nobuf              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.030ns|          N/A|            0|            0|      1050027|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_IFCLK_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_IFCLK_pin               |     20.833ns|     16.000ns|      9.574ns|            0|            0|            3|         2002|
| TS_usb_clock_generator_usb_clo|     20.833ns|      9.574ns|          N/A|            0|            0|         2002|            0|
| ck_generator_SIG_DCM0_CLK0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

1 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 1 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 43 secs 
Total CPU time to PAR completion: 2 mins 40 secs 

Peak Memory Usage:  703 MB

Placer: Placement generated during map.
Routing: Completed - errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 71
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE063X-Reference-Designs\reference-TE0630\etc\system.gui
