
---------- Begin Simulation Statistics ----------
final_tick                               1421405014000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176447                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564900                       # Number of bytes of host memory used
host_op_rate                                   268032                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11618.24                       # Real time elapsed on the host
host_tick_rate                               30782268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.357636                       # Number of seconds simulated
sim_ticks                                357635628750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       631376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1262716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       273342                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49973045                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32785448                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32897881                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       112433                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50604723                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328337                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24501                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610382663                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800336671                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       273370                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108725534                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14463798                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497738                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    713212262                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.124890                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.914398                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    316046703     44.31%     44.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168739807     23.66%     67.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9806971      1.38%     69.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47146061      6.61%     75.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     33987823      4.77%     80.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6053234      0.85%     81.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9258831      1.30%     82.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13447298      1.89%     84.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108725534     15.24%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    713212262                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631833                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095764                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947176     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305920     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013090     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497738                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.715271                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.715271                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    473903498                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534038959                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41393765                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130459897                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       286669                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69223393                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431202703                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5371                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153268077                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45776                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50604723                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78183210                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           636668318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        37306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014213399                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        573338                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.070749                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78312050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33113785                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.417942                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    715267233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.153851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.269409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      466016118     65.15%     65.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16966941      2.37%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9460892      1.32%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19677248      2.75%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31707664      4.43%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4761307      0.67%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7014451      0.98%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24366481      3.41%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135296131     18.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    715267233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7568395                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3795347                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  4024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       350692                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788143                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.131225                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584644747                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153268007                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3430584                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431695743                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1699                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153575513                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529960536                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431376740                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       549108                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524404278                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        85121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     78602251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       286669                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     78777234                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28077816                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14611                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2599974                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       559609                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14611                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       223581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560838580                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523652878                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497830                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274863508                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.130175                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523840709                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095971377                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317545581                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.398071                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.398071                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       360181      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935913756     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413673      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200354      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          361      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       266024      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246833      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732254      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       797984      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          186      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909525      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131858      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62196      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430424945     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153276463     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1212284      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4512      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524953389                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4833326                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9629091                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4684990                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7137216                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7862202                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005156                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        825892     10.50%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11913      0.15%     10.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26178      0.33%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            3      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6990934     88.92%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6900      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          321      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           52      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527622084                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3763698028                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518967888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537300323                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529955467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524953389                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14462774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290909                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5069                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23756700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    715267233                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.132005                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170624                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    267867410     37.45%     37.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61304869      8.57%     46.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    105186379     14.71%     60.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     88918558     12.43%     73.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76638736     10.71%     83.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49623517      6.94%     90.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37591783      5.26%     96.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18790987      2.63%     98.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9344994      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    715267233                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.131993                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78183239                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  45                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20924256                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     25496397                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431695743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153575513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683026169                       # number of misc regfile reads
system.switch_cpus_1.numCycles              715271257                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      89319847                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352788                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8519352                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70843641                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    129173029                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6520444                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424914008                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532173315                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133438877                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169999532                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    223355780                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       286669                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    384817534                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22086037                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9257810                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108902375                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       404906466                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2134448264                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3061994779                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5984431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11953476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            186                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5340310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10675489                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            110                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       623411                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7948                       # Transaction distribution
system.membus.trans_dist::ReadExReq            622509                       # Transaction distribution
system.membus.trans_dist::ReadExResp           622509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8848                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1894073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1894073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1894073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     80305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     80305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            631357                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  631357    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              631357                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3915302000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3401906250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1421405014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5777823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3063988                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2889778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2889778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079267                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17937475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17937907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    567938624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567957056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2872910                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183851712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8857341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8857031    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    310      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8857341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8882022000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8961044500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            216000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       633716                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633742                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           26                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       633716                       # number of overall hits
system.l2.overall_hits::total                  633742                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5335185                       # number of demand (read+write) misses
system.l2.demand_misses::total                5335303                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          118                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5335185                       # number of overall misses
system.l2.overall_misses::total               5335303                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     11629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 197146938500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     197158567500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     11629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 197146938500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    197158567500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5968901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5969045                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5968901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5969045                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.893830                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893829                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.893830                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893829                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98550.847458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 36952.221619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 36953.583986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98550.847458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 36952.221619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 36953.583986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872682                       # number of writebacks
system.l2.writebacks::total                   2872682                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5335185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5335303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5335185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5335303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 143795088500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143805537500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 143795088500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 143805537500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.893830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.893830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88550.847458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 26952.221619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 26953.583986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88550.847458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 26952.221619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 26953.583986                       # average overall mshr miss latency
system.l2.replacements                        2872800                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          144                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2462415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2462415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10415                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10415                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         4971                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4971                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.323086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.323086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         4971                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4971                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     82536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.323086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.323086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16603.500302                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16603.500302                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867735                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 126065998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126065998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2889778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2889778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 43960.128115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43960.128115                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  97388648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  97388648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 33960.128115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33960.128115                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       611673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             611699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2467450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2467568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  71080940500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  71092569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3079123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.819444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.801348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98550.847458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28807.449188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28810.784343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2467450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2467568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10449000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  46406440500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  46416889500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.819444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.801348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88550.847458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18807.449188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18810.784343                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.444842                       # Cycle average of tags in use
system.l2.tags.total_refs                     4860232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.444842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999620                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98532100                       # Number of tag accesses
system.l2.tags.data_accesses                 98532100                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           14                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      4703932                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4703946                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           14                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      4703932                       # number of overall hits
system.l3.overall_hits::total                 4703946                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          104                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       631253                       # number of demand (read+write) misses
system.l3.demand_misses::total                 631357                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          104                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       631253                       # number of overall misses
system.l3.overall_misses::total                631357                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      9560500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52429260000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52438820500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      9560500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52429260000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52438820500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          118                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5335185                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5335303                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          118                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5335185                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5335303                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.881356                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.118319                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.118336                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.881356                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.118319                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.118336                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 91927.884615                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83055.858744                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83057.320185                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 91927.884615                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83055.858744                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83057.320185                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              623411                       # number of writebacks
system.l3.writebacks::total                    623411                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          104                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       631253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            631357                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          104                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       631253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           631357                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      8520500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  46116730000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  46125250500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      8520500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  46116730000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  46125250500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.881356                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.118319                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.118336                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.881356                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.118319                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.118336                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81927.884615                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73055.858744                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73057.320185                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81927.884615                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73055.858744                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73057.320185                       # average overall mshr miss latency
system.l3.replacements                         631376                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872682                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872682                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872682                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872682                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           92                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            92                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         4971                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4971                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         4971                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4971                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data      2245226                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2245226                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       622509                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              622509                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  51621152000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   51621152000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867735                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867735                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.217073                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.217073                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82924.346475                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82924.346475                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       622509                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         622509                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  45396062000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  45396062000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.217073                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.217073                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72924.346475                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72924.346475                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           14                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2458706                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2458720                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          104                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         8744                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             8848                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      9560500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    808108000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    817668500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          118                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2467450                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2467568                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.881356                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.003544                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.003586                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91927.884615                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92418.572736                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92412.805154                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          104                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         8744                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         8848                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8520500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    720668000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    729188500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.881356                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.003544                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81927.884615                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82418.572736                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82412.805154                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    15219882                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    664144                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     22.916539                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     211.048010                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       693.334794                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1080.761326                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     5.016888                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30777.838983                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006441                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.021159                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.032982                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000153                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.939265                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        14899                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        17869                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 171439200                       # Number of tag accesses
system.l3.tags.data_accesses                171439200                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2467568                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3496093                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2470498                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4971                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4971                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867735                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867735                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2467568                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     16015763                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    525311040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          631376                       # Total snoops (count)
system.tol3bus.snoopTraffic                  39898304                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5971650                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.004292                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5971540    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    110      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5971650                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8210426500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8005440000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40400192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40406848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39898304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39898304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       631253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       623411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             623411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        18611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    112964673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112983285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        18611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111561323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111561323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111561323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        18611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    112964673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224544608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    623411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    619156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043438163750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1940622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             588617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      631357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     623411                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   623411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12097                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35231                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8660217000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3096300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20271342000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13984.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32734.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536466                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               623411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  615365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       310263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.330868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.028768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.347440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166025     53.51%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33776     10.89%     64.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26254      8.46%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25844      8.33%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10584      3.41%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13291      4.28%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13129      4.23%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9362      3.02%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11998      3.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       310263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.299215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.838931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1              13      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3               7      0.02%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               7      0.02%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7               3      0.01%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             183      0.51%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           354      0.99%      1.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13           976      2.73%      4.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           395      1.10%      5.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          9889     27.63%     33.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         22636     63.23%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           698      1.95%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           463      1.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           139      0.39%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            29      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.414755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.388942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10716     29.94%     29.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      0.16%     30.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24499     68.44%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              510      1.42%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39632640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  774208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39897344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40406848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39898304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       110.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  355236821000                       # Total gap between requests
system.mem_ctrls.avgGap                     283109.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         6656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     39625984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39897344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 18611.121110231386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 110799877.905061781406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111558638.996478900313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       631253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       623411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4231250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20267110750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8308346005250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40685.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32106.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13327236.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1138001760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            604862280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2154066600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1586660760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28231029840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48575015820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      96426804960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       178716442020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.716549                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 249402640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11942060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  96290928750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1077276060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            572585805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2267449800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1667466360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28231029840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47584922970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97260567360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       178661298195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.562359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 251500688250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11942060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94192880500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78183041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530142833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78183041                       # number of overall hits
system.cpu.icache.overall_hits::total      1530142833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total          2113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     14393500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14393500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     14393500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14393500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78183210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530144946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78183210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530144946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85168.639053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6811.878845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85168.639053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6811.878845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1576                       # number of writebacks
system.cpu.icache.writebacks::total              1576                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          144                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     12121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     12121500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12121500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84177.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84177.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84177.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84177.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                   1576                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78183041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530142833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     14393500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14393500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78183210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530144946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85168.639053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6811.878845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     12121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84177.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84177.083333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530144921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          732828.027299                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.320790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.663752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.034500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120581872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120581872                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546370568                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148011932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546370568                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148011932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9765938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16239435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9765938                       # number of overall misses
system.cpu.dcache.overall_misses::total      16239435                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12964836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 281477867525                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 294442703525                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12964836000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 281477867525                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 294442703525                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556136506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164251367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556136506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164251367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013948                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013948                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41219.974056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 28822.409842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18131.339146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41219.974056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 28822.409842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18131.339146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       995286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             52313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.025596                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5943975                       # number of writebacks
system.cpu.dcache.writebacks::total           5943975                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3784832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3784832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3784832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3784832                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5981106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6295634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5981106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6295634                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12650308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 213127171025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 225777479025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12650308000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 213127171025                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 225777479025                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40219.974056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 35633.404762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35862.548399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40219.974056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 35633.404762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35862.548399                       # average overall mshr miss latency
system.cpu.dcache.replacements               12422017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396259859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840716488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6860774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10295242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4488549500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 147633660000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 152122209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403120633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851011730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26748.285232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21518.513800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14775.972192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3781651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3781651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3079123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3246930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4320742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  82188127500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86508870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25748.285232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26692.057284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26643.281500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307295444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5944193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8476286500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 133844207525                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 142320494025                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 57771.460800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46071.136612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23942.778107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8329565500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 130939043525                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 139268609025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56771.460800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45120.541204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45681.249811                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160471793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12422529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.416710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   343.740811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.461907                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   128.792110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.671369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.251547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669427997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669427997                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1421405014000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 468589965000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
