================================================================================ 
Commit: 20890419f7ce0e5b4f626910bf7325d17fda3ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 16 13:30:06 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 557042544b3a23b15888cae4cd90d2859d36b7d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 16 13:22:24 2023 +0530 
-------------------------------------------------------------------------------- 
Updated file:   ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 73fe3c4b4219a928b57d02517685e25592af65fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:27:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3223_80

Hsd-es-id: N/A
Original commit date: Wed May 31 06:38:25 2023 -0700
Original commit hash: 00ff4fa5f42f4a0cb0c339e1f412c3cd0da3c7bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bf5eb9db2ecbd801e0781c376d4ecab848cd1d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:27:27 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version revert in Program Branch

Original commit date: Wed May 31 18:57:39 2023 +0530
Change-Id: I43c05093a3b35208005b0f952cbc3bdb012a4217
Original commit hash: 1cca80497d1ef0d9e0b079b1e4753c9bd2f4678b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fcaeee02469a6b22f06498b173cf7aa5c6f16142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:27:21 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3223_00

Hsd-es-id: N/A
Original commit date: Wed May 31 05:38:58 2023 -0700
Original commit hash: 80f1103965bad169947e1efcc8efc46cc85b1546

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 79f2243b3e810d9369d8aa1891d2232d5d7e5932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:27:14 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for VR spec update in WW20'23

[Feature Description]
BIOS code update for VR spec update in WW20'23

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
ARL-S

Hsd-es-id: 15013488093
Original commit date: Mon May 22 22:20:50 2023 +0800
Change-Id: I521f0e0dbf4b6c2923728be14dc71002b1ae4e4a
Original commit hash: 9746a2730c3dc1d339b04830413b3387988161fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 7826563c218c054dc3b00a94fad4197e300dd93c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:27:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Don't hash verify optional FV till they are dispatched

[Feature Description]
Created Optional Firmware volume with two child FV (CNV and
App). Both child FV can be dispatched with installing depex.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16020555783
Original commit date: Thu Mar 23 17:00:24 2023 +0530
Change-Id: I2e22112011cb439fa452638a611daeb269660f93
Original commit hash: 02404ababac8736b0c7fc60488f45fc1c8be77f9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: 5963f5dd8bc1583597deeb123b1d31455108e796 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:59 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS support for TPG ACPI object.

[Issue Description]
Add missing Setup items for Dynamic Boost.
Add missing ASL code.

[Resolution]
Add missing Setup items for Dynamic Boost.
Add missing ASL code.

Package/Module:
MeteorLakePlatSamplePkg/Setup
MeteorLakeBoardPkg/Features

[Impacted Platform]
ALL

Hsd-es-id: 22018229770
Original commit date: Wed May 10 09:37:33 2023 -0700
Change-Id: I52a837f266e20f860b5107117c572f5ad8a5cccd
Original commit hash: fda1880879c6a56b60b35dc0106b7f08cc6663c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0274c87725afcf7974f1a06b2d02e1d0daf1c212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:53 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] The 400ns ltrovr for the devices not supporting LTR is not
implemented in the BIOS due to missing RCR

[Feature Description]
LTROVR and LTROVR2 register programming through IPC command for hotplug
Device which doesn't support LTR, customer will have option to program
400ns LTR value by selecting Spec Complaint BIOS knob

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14019426750
Original commit date: Sat May 20 07:21:41 2023 +0530
Change-Id: I234c5ee442c59d991e8988a1079717f781651f23
Original commit hash: 68ae5891e3085405b903076df947dc084f8ebd2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: cde9c6bd31d765ffc8267b3c66d2de2a72b89d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:46 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up FIPS version

[Issue Description]
FIPS version was only showing up in BIOS menu for corporate
SKUs even though it applies to consumer SKUs

FIPS version did not align with CSME version as build and
hotfix numbers were flipped

[Resolution]
Remove condition preventing FIPS version from being
displayed only for corporate SKUs

Swap build and hotfix numbers in FIPS version

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14019369407
Original commit date: Tue May 16 12:45:11 2023 -0700
Change-Id: Ifa749581c1ccbaaab1a6717c3b2e6fb144aeb211
Original commit hash: 698cfb70e525302186362f3ff6cdb1e8ca95fa77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 246908c9bdbbe70882d1643ed47d994a493772f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:41 2023 +0530 
-------------------------------------------------------------------------------- 
Allow user specified seed for salt generation

[Issue Description]
The current seed value is static. Users may want to specify
a different seed value.

[Resolution]
Convert the seed to a PCD so users can specify their own value.

Package/Module:
ProtectedVariableFeaturePkg
ProtectedVariablePkg

[Impacted Platform]
MTL

Hsd-es-id: 22018236641
Original commit date: Wed May 24 17:22:35 2023 -0700
Change-Id: I705033da4267116bc1d68228af9b22db6397d016
Original commit hash: 8b4ea16583470442e11f850398b990608596bfd8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariableFeaturePkg/Library/PeiProtectedVariableKeyLib/PeiProtectedVariableKeyLib.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/DxeRuntimeProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/SmmProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.dec

================================================================================ 
Commit: d5ee4910544766e39bc881dd687c4a728985c734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][PCIe][Gen5][Performance] Set PSF_2_PSF_CLKREQ_HYS=0x4bff for
Gen5 bandwidth improvement

[Feature Description]
Set PSF_2_PSF_CLKREQ_HYS=0x4bff for Gen5 bandwidth improvement

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020810065
Original commit date: Thu May 11 21:51:05 2023 +0530
Change-Id: Ic417d03c84692e6e962f641bcdbc049df60704b2
Original commit hash: d96500e33b56e6027ab15b0a710a1c0b2ad03882

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: 2f9c96bc9077f1d8c3801c9368befea6eab65f5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M] RTD3 (ACPI D3Cold) Support enable as default

[Issue Description]
D3 cold is disabled by default via patch table.

[Resolution]
Enabled by default by removing from safesetting.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL-M

Hsd-es-id: 16020848903
Original commit date: Thu May 25 23:21:24 2023 +0530
Change-Id: I5c7e6b120a3530a2d24f8c195cb83f80cde9aa55
Original commit hash: 0cd597de091e7b8d466077da954dfda304f4fae8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3c7309778ae2f7add9ef0f1f3ff9672e70f7cab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:21 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL-P] Fix BSOD when Connecting device to TCP3 Port

[Issue Description]
WDF Violation BSOD Observed when Connecting Type C
Device to TCP3 Port on LP5x T3 board.

[Resolution]
Change the VpdPcdTypeCPortsSupported and
VpdPcdUsbTypeCPort to support TCP3 port mapping.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22018308973
Original commit date: Wed May 31 13:09:03 2023 +0800
Change-Id: I1b7f976811cd5672746f10d21c5c9846cbe84ca0
Original commit hash: 6d122ef7ed7ad0a0724fb0e6a211c1b0c9c0b4e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc

================================================================================ 
Commit: 41ccaf45e71ab88147027e4ff8f86cd7a9b99562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:14 2023 +0530 
-------------------------------------------------------------------------------- 
Present Low Power Efficient Core Count in BIOS Setup menu

[Feature Description]
MTL M/P and ARL-P support 2 CMT cores in the SoC Die, and each CMT core
supports single-thread.
For MTL M/P, BIOS uses the 2 fixed ApicId(0x40 and 0x42) to detect the
enabled threads in the Soc Die.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013513078
Original commit date: Tue May 30 21:31:05 2023 +0800
Change-Id: Ib435dd94d69de7b297798f68d2de0d91be44613f
Original commit hash: fa849e6df44c6dfc893742583b75abb3b53c618c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/Main.vfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7b2b1932e5c73547e8f91e39f069ebcd8282522a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update the maximum number of SoC cores supported by MTL and ARL CPUs

[Feature Description]
SoC Cores:
MTL M/P and ARL-P support 2 CMT cores in the SoC Die.
MTL-S and ARL-S DO NOT have the SoC Cores.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013513078
Original commit date: Fri May 26 23:50:17 2023 +0800
Change-Id: I4621be09e6a42e32b55bfab1f4306d062753a3d6
Original commit hash: 77ca3370607312073325aae2e25fe0375b8e8190

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: c84db914cc915b65ff2bf9e20456201816e1e990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:26:01 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3222_00

Hsd-es-id: N/A
Original commit date: Tue May 30 21:30:58 2023 -0700
Original commit hash: 2e7308a2afbd25b4490099b1606858b83d244550

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d72e900a55dc2d19ad29f21ae77882ba1b6db53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update the Resource Priority recipe for ARL S

[Feature Description]
Updated the Resource Priority recipe:
ARL S does not support system cache:
Removed MSR and respective Implementation

Package/Module:MtlCpu/LibraryPrivate

[Impacted Platform]
ARLS

Hsd-es-id: 16020826258
Original commit date: Mon May 29 18:20:31 2023 +0530
Change-Id: I82e7ecac16837933fc81542c4463e647b5e5b042
Original commit hash: 87b958575338be4950c45cabc7a79bc39a07c953

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 8c3982c86df6a7953e145e3ba8d1577a95e45bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] GT PM programming for clock squashing is incorrect

[Issue Description]
According to the GT PM programming guide, BIOS must clear the CLKDIV
register bit0 for platforms that are not MTL. Current implementation
sees bit0 being set to 1 instead.

[Resolution]
Issue was resolved by clearing the GT CLKDIV register bit0.

Package/Module: Graphics

[Impacted Platform]
MTL

Hsd-es-id: 22018305842
Original commit date: Thu May 25 13:54:27 2023 -0700
Change-Id: Iaf30953b0600c58a30edb420a629792a24f39055
Original commit hash: 050f1ea4b830e4273b790b3c5589dc36031d9867

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h

================================================================================ 
Commit: c4689a5c17f47108feb155d75f56049cf7acf2e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update of TC/VC Mapping programming for projects
that map all TCs to VC0.

[Issue Description]
Some projects require mapping of all TCs to VC0. Implementation of
that were not sufficient for all projects.

[Resolution]
This change eliminates mapping of all TCs to VC0 for projects that
do not support that.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16020787052
Original commit date: Thu May 25 19:15:46 2023 +0200
Change-Id: I1a16af8dcc026b47928012da4aaff80302408f80
Original commit hash: 868a6032ca7beb678a32f1f8622b61eeaf12fd08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f049a9cd7d9855e46492268ab1d0b80a6dee0dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Re-Enable Opportunistic SR by default
in the BIOS menu

[Feature Description]
Change BIOS Menu Opportunistic Self Refresh option from
Disabled to Enabled

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018304506
Original commit date: Wed May 24 14:57:50 2023 -0700
Change-Id: Ib0734d6ab7201507d665c57b7e34b75540788ca5
Original commit hash: e25e9fcc00e854a1126f8c06c1e8ee6cd16567fe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a60e411e43afab54917781d771b1adfbc662c0ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:28 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/PcieRp: Fix function swap within controller

[Issue Description]
When swapping function numbers for 2 root ports within the
same PCIe controller second root port function number would
not be changed to 0. This is because BIOS would write twice
to the RWO fields in the PCD register.

[Resolution]
Add logic to detect if the swap is happening within the same
controller and swap 2 function with a single register write.

Package/Module:
OneSiliconPkg/PcieRp

[Impacted Platform]
All

Hsd-es-id: 16020745905
Original commit date: Fri May 26 13:37:23 2023 +0200
Original commit hash: 47db6bc59a2820fcc1fda7f45e2f762d76a17390

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 06d43a8bc29568f92513efe3ca1bdaded2ee2c05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Getvariable Variable info leak in PlatformInitAdvancedDxe

[Issue Description]
Getvariable Variable info leak in PlatformInitAdvancedDxe
due to BUFFER_TOO_SMALL.

[Resolution]
Removed setup option OpRomPost as it was not used.

Cleanup DxePlatformImageVerificationLib as it was not
part of MTL build process.

Package/Module:
MeteorLakePlatSamplePkg/PlatformInitAdvancedDxe

[Impacted Platform]
MTL

Hsd-es-id: 22018236957
Original commit date: Tue May 23 10:37:04 2023 +0530
Change-Id: Ie77bc5dad22970a3b08e1e844fdb808b6cca1de8
Original commit hash: d4147d08c1babe64c76f0386665ea291bc2ac55a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.c
MeteorLakePlatSamplePkg/Setup/PciBusSetup.hfr

================================================================================ 
Commit: 7957dd46adefc97837567241cc921e95abc69129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:08 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS cTDP prompt doesn't show Nominal/Up/Down TDP correctly

[Issue Description]
In BIOS Setup menu, CPU cTDP prompt doesn't show Nominal/Up/Down TDP
correctly.

[Resolution]
The length of "PkgTdp" is 15 bits, if cast it to UINT8, there will be
data loss. BIOS is updated to cast it to UINT16 instead.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013533910
Original commit date: Mon May 29 23:17:01 2023 +0800
Change-Id: I9c0bc642ad54787cb293c879a4600bc69e59002d
Original commit hash: e21919d38014af57cc10af164a35a882822e0c00

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: e78b49b29355c9a7a90e218328fd96afe01cb022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:25:00 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3221_00

Hsd-es-id: N/A
Original commit date: Mon May 29 21:31:18 2023 -0700
Original commit hash: 24aba734caae957e5bef0ab7e75b173837132f4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef29d4b78907f7661e46faf92d11aafb1013f9a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:47 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Deprecated CnvGuidLock option

[Issue Description]
CNV GUID lock option is deprecated.

[Resolution]
Deprecated CNV GUID lock setup option

Package/Module:
MeteorLakePlatSamplePkg, MeteorBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013481522
Original commit date: Mon May 22 15:29:21 2023 +0800
Change-Id: I6cb82f49f7630aa8a3c41d19753c98f64a68bb46
Original commit hash: eaebfe975ee96390f0a6a39d8bda61b4e85e745b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: cd00eb7cfc9db79d39e37d62c0ac71808dd9070e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:38 2023 +0530 
-------------------------------------------------------------------------------- 
Fix potential var leak issue in InitDebugStrings

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
VarSize could be attacker-controller.
Potential info leak and Static analyzer code error.
Function: InitDebugStrings()

[Resolution]
If GetVariable fails, do not SetVariable.
Removed status check to resolve Static analyzer code error.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236995
Original commit date: Wed May 24 12:09:07 2023 +0530
Change-Id: I8dd9df39c58483f0c6749d951a51f1261885cb93
Original commit hash: d8c4afa92f2d7db0330408c7fe8f3ce99489ca66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: 6b9469d7f8980b762bfc7356a6c312e1d714329f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix failure to clear potentially sensitive data from the stack

[Issue Description]
Code should clear seed/key information from local storage
after copied to calling functions buffer.
Because this is happening during PEI the risk of the value
being observed is lower but should still be cleared.

[Resolution]
Clear seed/key information after copied to calling functions buffer.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me
ProtectedVariableFeaturePkg/KeyService
CapsuleFeaturePkg/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 22018236661
Original commit date: Thu May 25 20:13:33 2023 +0800
Change-Id: Ie124fc7c993043b91721e89587da4793e409b0ac
Original commit hash: 6214e2a15fd6a1cc3e10789b51caa5553895e1a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
Features/Security/ProtectedVariableFeaturePkg/KeyService/Pei/KeyServicePei.c

================================================================================ 
Commit: 2d5d672e9962bd7f932b15b72e123d89ca93dd67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:20 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3220_01

Hsd-es-id: N/A
Original commit date: Sun May 28 21:31:13 2023 -0700
Original commit hash: 84a68ef8dc38bed73b7174b96e2686146ca8ca4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d650da6f7078addc94b8725b1b2abf8a2cde06c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3220_00

Hsd-es-id: N/A
Original commit date: Sun May 28 19:01:44 2023 -0700
Original commit hash: 1e160a24c660bdf637b33625c6260911a31879dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5f2e99cb60d46fe093a813a5dbbbea88ff5de6fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:24:05 2023 +0530 
-------------------------------------------------------------------------------- 
[IMVP] Forces PS0 on MTLS RVP IMVP9.2 CPU power rails for specific MTLS RVPs

[Feature Description]
1. Programming corresponding registers via SMBUS for IMVP MOSFETs
a. SMBUS device address: 0x20
b. Set BIT4 to 1 to register 0x9F/0xB5/0xC5

2. The boards with MOSFETs need forcing PS0 are:
Board ID = 0x21/0x26/0x27 (one exception is S01/S02 FAB2).

3. Skip MOSFETs are renewed with good ones, it's expected
BomId Bit[2] on the board will be set to 1 as an indicator.

4. BIOS avoids forcing PS0 to the boards with good MOSFETs.

5. BIOS masks BOMID bit 2 to avoid maintaining a long MTLS SkudId list.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013521447
Original commit date: Fri May 26 17:11:53 2023 +0800
Change-Id: I52b7ce85512ca6c60c41d713226a219897ed30a5
Original commit hash: 8e2a2bf2d86c9b94d7cabdba9fc305b69397a428

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: af831eb9a5d0859c7e5710f8dcb0ed4b268d326b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3216_00

Hsd-es-id: N/A
Original commit date: Sat May 27 21:31:08 2023 -0700
Original commit hash: a6207b2df0758d421970c6131c66f9b9ae817dc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d18f5c8dc689ea7b21de31922df0e6a7f4b2415b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:50 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3215_00

Hsd-es-id: N/A
Original commit date: Fri May 26 21:31:13 2023 -0700
Original commit hash: 6b5a6e1e78853140fe477949a5ee14e8d2d5e81e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5a4739c30b0f7fac7120d24f275fb736ad057a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MLTS] Fix memory access violation in PeiBootModeLib

[Issue Description]
SUT is hanging at PC da51 after flashing GCC Release BIOS 3192_01

[Resolution]
Wrong arguments are used when invoking PciIo which would
corrupt memory unexpectedly.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020660483
Original commit date: Wed May 24 23:45:51 2023 +0800
Change-Id: Ib116d2efef9586ff198287c384e708dd93bd6399
Original commit hash: d41eecf7273bd6d0ee22f7a93b9fdb8fb03e88ef

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c

================================================================================ 
Commit: 03d880e18d191acdaa762d3779dde35770a0e9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:35 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix GPIO GPE mapping

[Issue Description]
There is incorrect GPIO to GPE mapping defined for some groups.

[Resolution]
Corrected invalid GPIO to GPE mapping entries.

Package/Module: ClientOneSiliconPkg/Pmc

[Impacted Platform]
MTL-H

Hsd-es-id: 22018234137
Original commit date: Thu May 25 07:28:31 2023 -0700
Original commit hash: a24e273ed99ba169953e6329e7742804c88a68ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h

================================================================================ 
Commit: b8f29f3aa24fd91db02f2cb7d0770346ac843265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HaT] FindFitEntryData - Memory leak

[Issue Description]
Memory leak - BitField1 and BitField2 are never freed

[Resolution]
Memory leak - BitField1 and BitField2 are freed if failure happens

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236615
Original commit date: Tue May 23 19:02:02 2023 +0530
Change-Id: Iac684ff0caf4e1acb1542346f3e8752cfbc6fe06
Original commit hash: 71e4c9d49591d4a1f8be994737b257cc5760aeb3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: dfc15e5fec6393445cce7859e3f713be9a1ad8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HaT] FindFitEntryData - FIT entry count computation error

[Issue Description] or [Feature Description]
with existing FIT entry count computation,
calculating pointer address not the value

[Resolution]
computation made on pointer value

Package/Module:
MeteorLakeBoardPkg, MeteorLakeSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236604
Original commit date: Tue May 23 19:13:34 2023 +0530
Change-Id: I68ccb53cdd043f0036b13df56ff10f4da70967ef
Original commit hash: bf9c540fe9753c41dd409cbc6b807bc9fe85572a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/FitAccess.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 6fe4101195f20baba22b5929178241ef2d9edbce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:13 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3214_00

Hsd-es-id: N/A
Original commit date: Thu May 25 21:31:14 2023 -0700
Original commit hash: 2f69f7cde3668ab0c809725dfcef32c055c6c54d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a4dff2ad9f9b676fa89df08937e56700f0cee841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:23:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add SaGvWpMask UPD into Partial HeaderList

[Issue Description]
SaGvWpMask UPD is required to enable SaGv in MTL-FSP

[Resolution]
Add SaGvWpMask FSPM UPD in Partial Header List.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015439406, ISE-16020779690
Original commit date: Thu May 25 09:38:18 2023 +0530
Change-Id: I525293f6a181b6db76adc9d9f61ae4c5ac22d4e0
Original commit hash: b64b822203ec8d305f077bc161b7f2dbdb5d2f07

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 37964253d87429d4520935325d589d70accf9469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:59 2023 +0530 
-------------------------------------------------------------------------------- 
[AMT] AmthiGetPkiFqdnSuffix function uses
the wrong size of structure

[Issue Description]
AmthiGetPkiFqdnSuffix uses the wrong size of structure.

[Resolution]
Set the correct FQND suffix string size.

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt

[Impacted Platform]
ALL

Hsd-es-id: 15013503466
Original commit date: Wed May 24 19:54:23 2023 +0800
Change-Id: I057f3b0686c5b628f6edfe482175ef5c1afc7dde
Original commit hash: 0a06ca3164f5d2fcac93ff060752c2381e6a2402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c

================================================================================ 
Commit: 8743e6a58460a0293e7fc35c8a5622bda5fafdbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:52 2023 +0530 
-------------------------------------------------------------------------------- 
SUT hangs at PC:9B00 with Debug BIOS 3213-80.

[Issue Description]
Change I21578697d77f84c7ea6b4e6a2f659ffb5f605797 adding mapping of
all traffic classes to VC0, caused an issue for projects that
do not require this.

[Resolution]
This change modifies TV/VC programming in a way that mapping of all
traffic classes to VC0 is performed only for projects that require
this.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 22018304890
Original commit date: Thu May 25 09:08:32 2023 +0200
Change-Id: Iac451e07f890e5a5e66db28528b6fcf5322264cc
Original commit hash: 156a5b220ee51072e67549a22273aa5d70ed66dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0e5cc79dec573af77c3b1a3c7feac4edf1cad3cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:45 2023 +0530 
-------------------------------------------------------------------------------- 
Fix potential var leak issue in IbeccRangeCheckCallBack

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
SaSetupVariableSize could be attacker-controller.
Potential info leak.
Function: IbeccRangeCheckCallBack()

[Resolution]
If GetVariable fails, do not SetVariable

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018237039
Original commit date: Wed May 24 11:35:32 2023 +0530
Change-Id: I7e203be4a0a2aecac66fc41a39d583d462cd6ade
Original commit hash: cbf8c368671a8667aec88d8f691f6f75822545dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 079ad5923e35ba89a4562e6c8c1844f9ac604b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3213_02

Hsd-es-id: N/A
Original commit date: Wed May 24 21:31:06 2023 -0700
Original commit hash: 78bfe7bbc6afc465fce3b688abb4e252c615c8c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2cf6073b08b43419279edd20ceaf7486beeca920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:31 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed May 31 06:10:46 2023 -0700
Original commit date: Wed May 31 06:10:46 2023 -0700
Original commit hash: 6be6efe0824902296ec9d0c64019c482956da174

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8efa0d40381c4f83cd9568c73d46dd802747cbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3213_82

Hsd-es-id: N/A
Original commit date: Thu May 25 10:59:53 2023 -0700
Original commit hash: 462fb6f72bf6656aa4fecebef259ad89edec0914

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d134966a354718d83aacdce5bd189c0e221edb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "TC to VC mapping is incorrect on PCH PCIe ports."

This reverts commit e54a0614ea908fd3986aea8ecbd69247abd59bbc.

Thu May 25 19:05:48 2023 +0530
Original commit date: Thu May 25 19:05:48 2023 +0530
Original commit hash: 55ca77a33316507f3883d0f18069a222784f7e3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 723baf792fd2d1d6f3366121a5db965d98db6b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:10 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "SUT hangs at PC:9B00 with Debug BIOS 3213-80."

This reverts commit f2ab43f47aad8017a22746dfea21ad561ad3407e.

Thu May 25 19:05:27 2023 +0530
Original commit date: Thu May 25 19:05:27 2023 +0530
Original commit hash: b6dcee4f73f7a43487d908482e58ff463e58fb21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 731e72ea6b279859576e6e6245134f52e8a927b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:22:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3213_81

Hsd-es-id: N/A
Original commit date: Thu May 25 06:02:13 2023 -0700
Original commit hash: d8696c13a710cb42a190ded2b58d0ab7ca3f08e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d889f8493d88e0de626c4313c3b84fe989978064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:56 2023 +0530 
-------------------------------------------------------------------------------- 
SUT hangs at PC:9B00 with Debug BIOS 3213-80.

[Issue Description]
Change I21578697d77f84c7ea6b4e6a2f659ffb5f605797 adding mapping of
all traffic classes to VC0, caused an issue for projects that
do not require this.

[Resolution]
This change modifies TV/VC programming in a way that mapping of all
traffic classes to VC0 is performed only for projects that require
this.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 22018304890
Original commit date: Thu May 25 09:08:32 2023 +0200
Change-Id: Iac451e07f890e5a5e66db28528b6fcf5322264cc
Original commit hash: f2ab43f47aad8017a22746dfea21ad561ad3407e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 017df369ede08bb5740575dae1f3034e72ffef5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3213_80

Hsd-es-id: N/A
Original commit date: Wed May 24 06:43:51 2023 -0700
Original commit hash: 080bafc8d8cfa6bcae3f42488f492658f38a7b6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e12d170bb2bed44e0960dc39079a054a9e5068d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:42 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version revert in Program Branch

Original commit date: Wed May 24 19:04:06 2023 +0530
Change-Id: Ida98303e263c3def5a4ee87224e897d544a2515b
Original commit hash: 924f6a68220584eed8bbab909360e2b5e5e74b8d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2589fa71afde50e662fa4da88a241739e86fc297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3213_01

Hsd-es-id: N/A
Original commit date: Wed May 24 06:10:12 2023 -0700
Original commit hash: 74cf0ee3c8ad6fc6bc94f57e2d98856fc3f72c9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 13fe9386fcf58917da24b9da46a0ec97c28e67a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.22.0

(cherry picked from commit 41f2f6a86cd024173bd7f9e0c048271f0af1d13c)

Fri May 19 00:59:20 2023 -0700
Original commit date: Fri May 19 00:59:20 2023 -0700
Original commit hash: 6a6efcc23e62d69c21ed024329a79cbb3e6570c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2accbb5d78616d23cbf717b1d64934a0b4cc124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.17

(cherry picked from commit 7dd2bd04b68319e00e2513f7fa892a1f4c32b42a)

Tue May 23 20:15:08 2023 -0700
Original commit date: Tue May 23 20:15:08 2023 -0700
Original commit hash: 94aca8fecefcb979c2394693eed2a9d2f08d66a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6715216aa9cf2f54863dcb9704095cc99366c4df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Disable trainings for MTL-S

[Feature Description]
Enabling the below trainings is causing Read Timing Centering 2D
to fail 5 out of 10 boots
Disable the trainings:
TxTco
ClkTco
DDR5 DCC CLK
DIMM ODT CA
CMD Slew Rate
CMD Drive Strength
Comp Optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013493271
Original commit date: Tue May 23 13:59:06 2023 +0800
Change-Id: I995370b95c1c2453b0e418fda0a999906c553ace
Original commit hash: 62624bacbec9efee4f0625315ab2108633d5d84d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2440d13249fbb5be51f0a35cb6dde722325572f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.16

(cherry picked from commit f727a4a5bbf77fbc856042eb073f69679fdf6386)

Fri May 19 00:56:37 2023 -0700
Original commit date: Fri May 19 00:56:37 2023 -0700
Original commit hash: 0ca851bb6a2ebbaa184ea4617156235ddb791670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eea38d255736196cb37974434d1b296991a3b2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:21:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Correction of MRC SafeModes Bit 2 for C0 only

[Feature Description]
Set MrcSafeMode[bit2] MRC_SAFE_VCC_CLK_IOG to 0 for MTL-M/P C0 only.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018271705
Original commit date: Fri May 19 00:00:51 2023 -0700
Change-Id: If76982327bee5de7535a5144adb167bc30d5e56b
Original commit hash: 5bbadb5b82b941b3ba5609c28dd0c514d6fe0090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: aa04815d9c551042e58654d6ca0d35038d82d7dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.15

(cherry picked from commit af46b853d973765f978b35008e469c8d05e6c723)

Fri May 19 00:47:33 2023 -0700
Original commit date: Fri May 19 00:47:33 2023 -0700
Original commit hash: 87c18b9cd67e74cc4f0b9e174447a59a00425555

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88d80f3f35b66e5c3ab71ccc70e39e71e10a439a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:45 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable algorithms by default once
blocking changes are implemented

[Feature Description]
Enable algorithms by default:
- TxDq TCO Comp Training

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018164786
Original commit date: Thu May 18 14:14:33 2023 -0700
Change-Id: I20b417b1d177602b1e4f7dc7934c6329f7046606
Original commit hash: 0507cf614ae998a33b3508e27860114f512f927f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8bcc9c0e69cb9931a6acfa0aca9c7e237bc96d75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.14

(cherry picked from commit 5366a89737dccac203ad24f2981f524a87794410)

Fri May 19 00:47:14 2023 -0700
Original commit date: Fri May 19 00:47:14 2023 -0700
Original commit hash: 76952289bd846eb65d9d8876900542e2a65b37ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c63f7871e4767bd41250e4037ee181f7f737747a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable algorithms by default post
CA Vref bidrectional sweep implementation

[Feature Description]
Enable following algorithms by default across MTL P/M and MTL S:
- CLK TCO Comp Training
- DDR5 CLK DCC
- DRAM Command ODT Training
- Command Drive Strength Training
- Command Slew Rate Training
- Comp Optimization Calibration

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018164649
Original commit date: Thu May 18 13:43:39 2023 -0700
Change-Id: I5b5a11e559b7e36231bedeb862e531bf89dc740d
Original commit hash: 128548e76049779f648803888e064fbdbbd12d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4393fd89b2639a428bad6cb605fe997694d92935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.13

(cherry picked from commit 71cf7a8d96d82279b62d60b571eb01e14837be4d)

Fri May 19 00:46:36 2023 -0700
Original commit date: Fri May 19 00:46:36 2023 -0700
Original commit hash: 38e6a1ea878a5426be61d03a9ef643a14d4cab43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5dc96dbd86041bdbb3bfb6e0b6f8346d435c986a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC SafeModes Bit 2 update

[Feature Description]
Set MrcSafeMode[bit2] MRC_SAFE_VCC_CLK_IOG to 0

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018269085
Original commit date: Thu May 18 11:45:44 2023 -0700
Change-Id: I4c897f365637f12b3f5950d7056837a2937f6fbc
Original commit hash: 447a03c4f42e319d0c6be69a52f016eaef8d72af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 137f73c4e88fdee8aff59bc5d470ff9c3f5165f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.12

(cherry picked from commit 189badc9dd0e4d65e2120af4c7959d510b6dd8c5)

Fri May 19 00:46:09 2023 -0700
Original commit date: Fri May 19 00:46:09 2023 -0700
Original commit hash: 27c72134d8d71e9389aa1c062643828a1d969d80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0a9d3edf686e789a68f466ba8d809221966412a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:20:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Round up calculation issue in
ConvertCmosValue2Freq function

[Issue Description]
ConvertCmosValue2Freq() function calculates an incorrect frequency value
(round up error) for higher data rates.
e.g. Expected result f4267, the passed in value = 128 and
result is ((128 * 3333) + (50)) / 100 = 4266.

[Resolution]
Use MrcRatioToFrequency function that calculates frequency based on
33.33MHz clock using a value of 333334 in the formula to fix the
round up error.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016103841
Original commit date: Tue Nov 22 19:28:24 2022 -0800
Change-Id: I9c6ea917ce426447d88011a1946214237450c007
Original commit hash: c6c6ebb1e699bf4528bb1db357e84501f02be770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: b475b79f8fbac10b5c9e4fab06769c76b315094d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.11

(cherry picked from commit 7f99f2ee176b1c1e8a4f3b93f119537099d5fc82)

Fri May 19 00:35:38 2023 -0700
Original commit date: Fri May 19 00:35:38 2023 -0700
Original commit hash: e1658cc15ba8a5a50c75feabb652d055553fda84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e5a3ed021e6e2798c348f3ecc36deea62c18c96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.10

(cherry picked from commit 1971412fb3f183e9f7c3b78efa4c67314cfd0859)

Fri May 19 00:35:13 2023 -0700
Original commit date: Fri May 19 00:35:13 2023 -0700
Original commit hash: ade2ed0a1698e99a268d25b54160595860f41022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 053060f92f4cf2cbb1cfb7b38c80fe9903a86f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable Periodic Comp for MTL-P C0 only

[Feature Description]
Set DdrSafeMode[bit8] DDR_SAFE_PERIODIC_COMP to 0 for DDR5 C0 only.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018269612
Original commit date: Thu May 18 12:29:13 2023 -0700
Change-Id: I5368ab506ff517fbf449fba83729e372f1fd65ac
Original commit hash: 79a1f2f21d5a50eebda45cbe40ce8a55ced6102b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f27765d40d27e27273a2a4019355b4f6dc288149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.9

(cherry picked from commit a6dbac0551746de2b14e424285daca5ba586412f)

Fri May 19 00:34:54 2023 -0700
Original commit date: Fri May 19 00:34:54 2023 -0700
Original commit hash: 551f4ee4a25d5c86babc538e40990ef9197c0ea8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e9c4ae85c35f81a57c2eccbc647829186ffd9be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable Rowhammer Training by default for RFM

[Feature Description]
(1) Removed the ROWHAMMER MRC safe mode to enable the call table task
by default
(2) The RhSelect default is RFM (no change)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019313598
Original commit date: Wed May 17 15:01:30 2023 -0700
Change-Id: I46f3e51324d2ffe80cb8cc1bd5c62621f33d8a7e
Original commit hash: 95758e9e840f0abf5795a012c084a38eb96a3e4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0d038ea5141061b37403de27f494a8fdb30dbc38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.8

(cherry picked from commit 125887237a497295b3896639da2d616edb4940a8)

Fri May 19 00:34:36 2023 -0700
Original commit date: Fri May 19 00:34:36 2023 -0700
Original commit hash: aeda3b17cad26ff9c673cf154b06f770573eb3f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58416c26ac8e7dd1946c63faa3f7fa6b6a2b2509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:19:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5 DDR5] Ca Parity traffic
needs reset after bus failures for CmdT margining.

[Feature Description]
Ca parity traffic was corrupting DRAMS. This ended up being a doc
bug which could have been covered in a FW HAS if MTL had one. CmdT
margining reset conditions need to be adjusted to fix this issue.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018955455
Original commit date: Wed May 17 15:31:45 2023 -0700
Change-Id: I2ed271359d7617ea8c85f3570c95977bb62d00b5
Original commit hash: 5c7fc8d1f4b4692ac0773df3aafbdd4299a01e10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 66777eea8c019b80510316b1d9a36754a916a736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.7

(cherry picked from commit 994a1f340fc605e38806379541cd72cf4f33ee1f)

Fri May 19 00:34:19 2023 -0700
Original commit date: Fri May 19 00:34:19 2023 -0700
Original commit hash: 0e038413dcfb95e6e8c7187d029f1584e87dbe67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32b4feb63398a9f85a4a72e57e6b6876cc313877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable POR SAGV tables for LP5/DDR5

[Feature Description]
MRC must enable POR SAGV MemSS for MTL-P/M LP5 & DDR5 that includes
RFI Mitigation feature

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018106137
Original commit date: Wed May 3 16:52:58 2023 -0700
Change-Id: I2c0b7ac66f90e6053a9be1c641bf29e20d2701d6
Original commit hash: 5217e2f67a5c19e1c0cb939c6c8c579f126840f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 90067d028b5820497068e839b97410fc89982650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.6

(cherry picked from commit 8c7ae33c7a415f6adda41463a44aba873505fb44)

Fri May 19 00:34:02 2023 -0700
Original commit date: Fri May 19 00:34:02 2023 -0700
Original commit hash: f1baee95e6561691eeceaefd852380c54f709993

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2eeb4dec2f3119e9671c30a515ac65d97301308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Refresh cmd sent during io_train_rst
assertion during scrub flow

[Issue Description]
During MRC clean memory/scrub memory flow we have refreshes enabled.
Also, during this training the io_train_rst in DDRPHY is toggled
periodically. During one of these toggles MC sent a refresh cmd, which
the DDRPHY was unable to handle due to the io_train_rst being asserted

[Resolution]
Disable io_train_rst toggle during memory scrubbing flow

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22018183367
Original commit date: Tue May 16 09:33:45 2023 -0700
Change-Id: I0146ca44b668e6ee4d37758c6c44566c8d48bfff
Original commit hash: f18a6e2620e4680f210e3f96feddbacd370eea87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9ab223315c9fbbd99748461bf85f9fbd5f21ebe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.5

(cherry picked from commit b0e2705ab8f85abbd7643c622034535a0755125f)

Fri May 19 00:33:28 2023 -0700
Original commit date: Fri May 19 00:33:28 2023 -0700
Original commit hash: 1faaae7c327ecf40ae3b18ed4b38a0336105cc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1fe8c0752eebfc28ff8c502c74c08ef2aad6fc55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Apply 50mv guardband for VccClk for MTL-P DDR5 C0

[Feature Description]
In order to remove Vccclk and Vcciog safe modes, MTL-P DDR5 C0
needs to add a 50mV guardband for Vccclk

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018204477
Original commit date: Wed May 10 09:00:27 2023 -0700
Change-Id: I5244edfd0b8f4f8965133e8249e6dcdb055c934b
Original commit hash: 271acfb4e700c4c56c65333ab80e4ce18ba6f734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 46c0effaa94dd5870eea51c60002f2db5e85a641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.4

(cherry picked from commit 8f95bab2d19548d75c972e2136bfa71f26bdf408)

Fri May 19 00:32:48 2023 -0700
Original commit date: Fri May 19 00:32:48 2023 -0700
Original commit hash: 01bed500bb3b33fb342a658ab539017e3e48f319

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd1a1510ef2062c863ef12c5e761e7711dfc66a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M] Print fix for CaPerBitCcc

[Issue Description]
MrcGetScope - 179 Group is not defined

[Resolution]
add CaPerBitCcc support in MrcGetScope

Package/Module: C1S/MemoryInit/MTL

[Impacted Platform]
ALL

Hsd-es-id: 15013450008
Original commit date: Tue May 16 12:51:13 2023 +0800
Change-Id: I7055c0feeb206e54cf50a4585054ffbf40e171a1
Original commit hash: ac89e998116eb3d4d621aff8b57ea2aabc8a140d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8adf91fcf329d4fa5e6bde9c0f558ab111e8e698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:18:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.3

(cherry picked from commit 00d204d1f9e8b02a98d563b1fe897d5bc32a0228)

Fri May 19 00:32:29 2023 -0700
Original commit date: Fri May 19 00:32:29 2023 -0700
Original commit hash: 01dc0bcc603dc0135ede1651eef246e02ee00327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbc5b84a7bb0a59d796aba8b464b35867d101ddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Make CaVref 1D a bi
directional sweep to avoid DRAM failures

[Feature Description]
CaVref1D training is seeing failures after CAC power training. A
JEDEC reset after the failures solves this issue. By splitting this
algorithm to a bi-directional sweep (using the center and going to
the extremities) we can use one JEDEC reset at either edge to escape bad
DRAM states.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14018955297
Original commit date: Mon Mar 27 14:19:04 2023 -0700
Change-Id: Ib82c5176b21264c9f850a6a8e40fedc349750e53
Original commit hash: 1864a7b63dd7826de4b2b45f1ce0984b3b49a422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6cac7eb008c87982789ab1b74380bee8d7563d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.2

(cherry picked from commit 5f440ea4f4ef9545707ab89e85961a1da08911c6)

Fri May 19 00:32:07 2023 -0700
Original commit date: Fri May 19 00:32:07 2023 -0700
Original commit hash: 8afe48bbafaea86d06b9056f9f262ae872947987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e08ab170a23023a4be4f8cd06722857dcd841ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5]Port from ADL to MTL- Increase the tWRWRDR
by 1 for 1anm 16Gb die

[Feature Description]
This is porting from ADL to resolve power cycling issue by
increasing the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 DIMM).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, S

Hsd-es-id: 14019094271
Original commit date: Thu May 11 10:15:50 2023 -0700
Change-Id: I992a25ece37b7aff48ddbafb958036bf21a436bb
Original commit hash: 1f705655a8a9aabc711a96ece875ef0476d906ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5328d75fb88e55d812dc3371fcc015426a9dadf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.1

(cherry picked from commit cbe8c51217a68e21b11610ec198b5eefc022f552)

Fri May 19 00:30:51 2023 -0700
Original commit date: Fri May 19 00:30:51 2023 -0700
Original commit hash: f51e165ec2b24a35a3b61107a32564aebecbaecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b9dc42fbfa4594295788389fdfb83274cb9afae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] POR AuxClkRef Ratio table needs to be
used except on MTL-M/P A0

[Feature Description]
POR AuxClkRef table should be used for all steppings. Only MTL-M/P A0
should have its own AuxClkRef Ratio table.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22018201099
Original commit date: Thu May 11 09:10:14 2023 -0600
Change-Id: I4a5e423e8e3e5a870179c083d88c07d82c1a8c3f
Original commit hash: 32a9524d75eaf2f50ec246e0a7c236c56698d709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f8a9bfc3f6a51553fc46eceea03484c58154b823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] FW SAGV Freq/Gear input parameters are ignored by FSP

[Issue Description]
FW SAGV frequency and gear input parameters are being populated with all
0 values and ignored by FSP.

[Resolution]
Ported fix to populate SAGV frequency and gear into FSP frequency and
gear arrays.

Package/Module:
MeteorLakeFspPkg/

[Impacted Platform]
all

Hsd-es-id: 22018208378
Original commit date: Thu May 11 16:03:33 2023 -0700
Change-Id: Ic38f6739679c2fcef9ad6a3d76b406cf017462f0
Original commit hash: feb357e470ad474fe403494669907b2849d92c4c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: ffdbe7352bc0b9734b3861fcadae590d59b6172c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.21.0

(cherry picked from commit 1aec2cb1a7286cb6477467fc5738ed5e2e2d9b87)

Thu May 18 17:20:33 2023 -0700
Original commit date: Thu May 18 17:20:33 2023 -0700
Original commit hash: 0149fce5b089ad2b26a010f7c56d42e71885bb2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4473fe5d5a8e3e996a8524c2fe580ea39fc62e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:08 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "New Naming for ESE & OSSE"

This reverts commit 035a26b88ddd71b136932ebabd5caedb67af934e.

Original commit date: Wed May 24 18:19:18 2023 +0530
Change-Id: I900e7290f16750b6ca833634d12e25c55ddcee10
Original commit hash: 47c446690e5a922f711954c70889d6ed9767ddda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3df5767769471067556d5b832b2f94da3e6b0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:17:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.20.1

Hsd-es-id: N/A
Original commit date: Wed May 24 05:09:20 2023 -0700
Original commit hash: 7f90540188ed8aeb7176a8f4badd62d9440a36d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 307c9178dde8bf1b2dccc854d906bb0082a29bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3213_00

Hsd-es-id: N/A
Original commit date: Wed May 24 05:06:11 2023 -0700
Original commit hash: c6d704d834f5a3108130a2d52a418386004f7cf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7cd8b1c5fe3ab6b53b12d4757cef9f359e60c8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:49 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] HSTI ECRPTENLOCK Bit is Unlocked

[Issue Description]
Thermal ECRPTENLOCK Bit is reported as unlocked in HSTI log

[Resolution]
Restrict test execution only to select Pmc instances

Package/Module: PlatSamplePkg/Features/Hsti/HstiIhvDxe/

[Impacted Platform]
Default ALL

Hsd-es-id: 16019899237
Original commit date: Mon May 22 08:07:37 2023 -0700
Change-Id: Ia321b66811d04a6d01639d9164c3f704bf6291fe
Original commit hash: 7a62c92b43be64bfbabf8c5ec1f1c3c1c7184cdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 05c47545a900a119f9aebbe0056f3ea70319fe7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:42 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] New Naming for ESE & OSSE

[Feature Description]
Replaced ESE with ISSE & OSSE with IPSE

Package/Module: meteorlake

[Impacted Platform]
MTL

Hsd-es-id: 16020770934
Original commit date: Mon May 8 12:42:49 2023 +0530
Change-Id: Ie43bf054a7897d27cf0ae8a8f70cb8382591a047
Original commit hash: dccc04d76bc2f096b7f85b32f5c56428246de179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PsfRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEse.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PsfRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDevIntInfo.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Include/Register/PttPtpRegs.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: a11111babc92a30a4f14bf64af1c6582a9613a30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:35 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe]While Gen3+ training, BIOS issues Cfg cycles to a link partner
which may cause completion timeout or unexpected completion

[Issue Description]
Fatal error because of unexpected cfgrd/cfgwr druing speed change

[Resolution]
remove CfgRd and CfgWr during speed change

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019424459
Original commit date: Thu May 18 03:50:53 2023 +0530
Change-Id: I7e1c5b9903ee2d7f531d3561f6510c2f633c1e14
Original commit hash: f2699c1b148ce4ff7088d70065aa6c3bec6ad63f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: aa9e134582ac4d8e654dbece12637fd36e0b3071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HaT] Var info leak In CnvDxe\CnvDxe.c

[Issue Description]
Without error handling after GetVariable(), setting the
variable using SetVariable.

[Resolution]
When Efi_success only, setting the variable.

Package/Module:
CnvFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236705
Original commit date: Wed May 24 12:25:18 2023 +0530
Change-Id: I8f5400ab8a1cb7bda36320d1197c46b26ca4dcc0
Original commit hash: de8f362f68a9307c171ef79ee33a9c9fdb46e42e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c

================================================================================ 
Commit: f22e42caf1ff140703ba5a3d5f5b48b3b4c62a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][HaT] Var info leak in CnvVfrSetupMenu.c

[Issue Description]
GetVariable is followed by ASSERTs only without error handling.
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL

[Resolution]
When Efi_success only, setting the variable.

Package/Module:
CnvFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236716
Original commit date: Tue May 23 11:55:13 2023 +0530
Change-Id: I46cf8f4962630b6a4393fa6c8e8a290022cb6768
Original commit hash: c8e233bb763390a2d2fa5212c5920162ec1d58a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.c

================================================================================ 
Commit: 88a2b55e24dca5c3c88e14a0db2833adf89e9f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:15 2023 +0530 
-------------------------------------------------------------------------------- 
CPU exception when enable PcdMigrateTemporaryRamFirmwareVolumes part2

[Issue Description]
Enable "PcdMigrateTemporaryRamFirmwareVolumes" will see a couple of
exception from multiple drivers because of accessing Flash address.
Since "PcdMigrateTemporaryRamFirmwareVolumes" is true,
Issue occurs when TraceHubHandleWrite is called

[Resolution]
Migration the address for TraceHubHandle data pointer to avoid #PF

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL P M

Hsd-es-id: 15013432153
Original commit date: Fri May 12 14:00:44 2023 +0800
Change-Id: I961bdd76eb8207960eae6c4a3dcf4b76b018f310
Original commit hash: 6014bb8e79eb2fb40a3cebe562fd8f232093eabb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 8588e617e46a879885c1d05a9ff25917b9bed2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:09 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] MTL-S A0 DPDMI/UPDMI settings mismatches on
BIOS 2511_09 with r2p12 BWG.

[Issue Description]
Register values are not programmed as expected by BWG 2.12.

[Resolution]
This change corrects programming as per BWG2.12

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15013101968
Original commit date: Fri Apr 14 12:38:57 2023 +0200
Change-Id: Iff2079bf4a447d398f03df55f0e80b81c9e1a93e
Original commit hash: e08da21af46bd10fb477197da607c9bf00bd83bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 53c2254389983d815f05aeb54b469a1c9b14235a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:16:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Getvariable Variable info leak in TbtRetimerNvmUpdateLib

[Issue Description]
Getvariable Variable info leak in TbtRetimerNvmUpdateLib
due to BUFFER_TOO_SMALL.

[Resolution]
Added Error handle for BUFFER_TOO_SMALL

Package/Module:
TcssCapsuleFeaturePkg/TbtRetimerNvmUpdateLib

[Impacted Platform]
MTL

Hsd-es-id: 22018236722
Original commit date: Tue May 23 10:43:23 2023 +0530
Change-Id: Ib086a52c76eed4b54b6708d5ac0cecf7e168b9d2
Original commit hash: b3e9abdcc5cb2da888bf3e09217f508acbe96c57

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 94138b3614c154e56e06052a1d78dc50c36d8f35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Partial Headers Update for MTL.

[Feature Description]
Add ROWHAMMER, RhSelect, Lfsr0Mask, Lfsr1Mask, McRefreshRate UPD to
partial headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020695003
Original commit date: Tue May 16 09:13:39 2023 +0530
Change-Id: I4e5df7b79b99518d893d485afc165e7f2228be2c
Original commit hash: 55ede6a9bc6e36a812e47396920c7260ec87e0e9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 12c825952eed6e35a242b78ce82b1a6a85e46333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:48 2023 +0530 
-------------------------------------------------------------------------------- 
Make sure EC chip complete the work of ECMD

[Issue Description]
When the EC command has to set the EC RAM data first and
send EC command later. The EC command would require some
time to complete the process, like get data from EC RAM
and then do the operation. If such EC commands are called
back to back for serval times, it may cause the EC RAM
data be overrided before send the EC commands.

[Resolution]
Make sure EC is always free before and after sending EC
commands. Before we only have the check before sending
EC command. Add the same check after it.

Package/Module:
EcFeaturePkg/EcSsdt

[Impacted Platform]
All.

Hsd-es-id: 16019893335
Original commit date: Fri May 12 13:28:12 2023 +0800
Change-Id: I7c84577eae23f013b9eae25f13f595c5325a01c2
Original commit hash: f668e5f718779dd1c95633140756ffb08cf69c6c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBaseMethod.asl

================================================================================ 
Commit: 52f7213792bafba186ae2d01ca941dc37de81dd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Getvariable Variable info leak in SaPlatformInitAdvancedDxe

[Issue Description]
Getvariable Variable info leak in SaPlatformInitAdvancedDxe
due to BUFFER_TOO_SMALL.

[Resolution]
Added Error handle for BUFFER_TOO_SMALL.

Package/Module:
MeteorLakePlatSamplePkg/SaPlatformInitAdvancedDxe

[Impacted Platform]
MTL

Hsd-es-id: 22018236967
Original commit date: Tue May 23 10:28:22 2023 +0530
Change-Id: Ibcca1088a708e611a547d1aca781352b05961e90
Original commit hash: 969c5ffebdfc7d8d36c50524050155654e4b1c42

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 6d761f8606a34a122fa34d9b221e22efae368808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3212_01

Hsd-es-id: N/A
Original commit date: Tue May 23 21:31:11 2023 -0700
Original commit hash: 813a696adec7d84a7fec61caf7b9fb22bb3e274e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9974da4983b98455a6d5b80706f7c7643378c5ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3212_00

Hsd-es-id: N/A
Original commit date: Tue May 23 13:23:16 2023 -0700
Original commit hash: f7ea5c38d9e11e5ac804fb82a48898035f757871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d6831605d970fc2181acad70600c0c926b7e2190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:23 2023 +0530 
-------------------------------------------------------------------------------- 
CrashLog Safe Setting Removal

[Feature Description]
CrashLog Safe Setting Removal

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14019431253
Original commit date: Tue May 23 10:26:52 2023 -0700
Change-Id: I3b3e4f87a721dd541ef5eb009f7e7f3faebb9675
Original commit hash: 1bf6bb411c31cb1e457f3dcd1efd97c42de5a42b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5c98ff94b0bec7c97964220fcea6add90cde9f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:16 2023 +0530 
-------------------------------------------------------------------------------- 
Fix potential var leak issue in InitTxtAcheckDefault

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
VariableSize could be attacker-controller.
Potential info leak.
Function: InitTxtAcheckDefault()

[Resolution]
If GetVariable fails, do not SetVariable

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236990
Original commit date: Mon May 22 16:57:17 2023 +0800
Change-Id: I732b62b75fa24ff243f2001ce2ee5f801ab0429e
Original commit hash: 2440759e87b4d96d94f24ada0a5383ff949ccf54

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: e36e885fc5f69b058aa5baaa05ce78da7244a786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:09 2023 +0530 
-------------------------------------------------------------------------------- 
Fix potential var leak issue in InitTurboRatioDefault

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
VariableSize could be attacker-controller.
Potential info leak.
Function: InitTurboRatioDefault()

[Resolution]
If GetVariable fails, do not SetVariable

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236981
Original commit date: Mon May 22 16:54:56 2023 +0800
Change-Id: If05176e29377cd4d43b35847ca811099c37e1631
Original commit hash: e75b814dd841cc7d0c64903da966b47f574edf00

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 4d0a88968f9644df0b350170f16fe065b168eb2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:15:03 2023 +0530 
-------------------------------------------------------------------------------- 
Fix potential var leak issue in InitBootFrequencyDefault

[Issue Description]
We will reach SetVariable if GetVariable fails with BUFFER_TOO_SMALL.
VariableSize could be attacker-controller.
Potential info leak.
Function: InitBootFrequencyDefault()

[Resolution]
If GetVariable fails, do not SetVariable

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236978
Original commit date: Mon May 22 16:49:37 2023 +0800
Change-Id: I90b78b7a6118bc86fe3822cd2822729b01a3dfa4
Original commit hash: 8a6702058855c6dc0c3e4370471ffdeb4b34084c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 88bac0e44b25759e55f30ccaa66753e770852210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3211_00

Hsd-es-id: N/A
Original commit date: Mon May 22 21:31:07 2023 -0700
Original commit hash: d1e506bfcefbc50279881654ac45f77aeb33a573

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e88c9e8fdb2723dcb5e0e63f1f710067833db71f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:41 2023 +0530 
-------------------------------------------------------------------------------- 
Resource Priority feature

[Feature Description]
Ported changes from LNL

Package/Module:ClientOneSiliconPkg/Fru

[Impacted Platform]
ARL

Hsd-es-id: 16020495281
Original commit date: Thu May 18 21:20:21 2023 +0530
Change-Id: I11f46222028ec45c854740b23b284bcefc5a8c55
Original commit hash: 6121042625fe2a171c332bc801dcdbe268d591d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 9e3914cd6778147b99ebe627f16107c2ff399677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:32 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] TC to VC mapping is incorrect on PCH PCIe ports.

[Issue Description]
from MTL onwards V0CTL.TVM field should be programmed to 0x0 for
PCH PCIe ports.

[Resolution]
This change corrects programming of V0CTL.TVM bitfield.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL.

Hsd-es-id: 18030071749
Original commit date: Mon Apr 3 08:46:05 2023 +0200
Change-Id: I21578697d77f84c7ea6b4e6a2f659ffb5f605797
Original commit hash: e54a0614ea908fd3986aea8ecbd69247abd59bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bc33fafcc875bb73a31f548971afb99aada4237d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:23 2023 +0530 
-------------------------------------------------------------------------------- 
GetVariable Var info leak.

[Issue Description]
GetVariable fails with BUFFER_TOO_SMALL.

[Resolution]
Add error handle for BUFFER_TOO_SMALL.

Package/Module: PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22018236942
Original commit date: Fri May 19 16:34:09 2023 +0800
Change-Id: Ibac4a9b68b7b78deafdac036aec3b109488e69d1
Original commit hash: ed7a9e21ea6a84d445bef639ae2a629deeae9759

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c

================================================================================ 
Commit: 91a047807a64bbc3f27fe6f319d5fde95449d5ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3207_00

Hsd-es-id: N/A
Original commit date: Sun May 21 21:31:33 2023 -0700
Original commit hash: faf59e1d3834b26463834eb2ffc627f1317bff60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00e44b94eb4f4106dd21e9e7f72327bb7fdbdef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3206_00

Hsd-es-id: N/A
Original commit date: Sat May 20 21:31:20 2023 -0700
Original commit hash: e9cf7785a7d1728539be6c592e2da80fddd2d813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3c56000e03f12b60a9989eb8eb61461eb85d580b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:14:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3205_00

Hsd-es-id: N/A
Original commit date: Fri May 19 21:31:15 2023 -0700
Original commit hash: 9de142bbefd93495df63d0fefea1627f5124b690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 694fe9b96cf35bc008d85eb3319e40e9fbc46b31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:13:59 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS to support 3 level cache hierarchy

[Feature Description]
There are one more data cache level added in LNL. BIOS should
dynamically find the farthest non-zero cache(Last Level Cache)
starting from the smallest CPU cache level.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15013139843
Original commit date: Mon Apr 3 23:51:14 2023 +0800
Change-Id: Ice90567e0dd79ee8664fdb987fb54dc82e71d030
Original commit hash: 459392e00b905ede74421f0ac04251ff3a1d0322

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLib.nasm

================================================================================ 
Commit: 40a0da1c2eecb8961f6ce44e74e3c8cf776c6d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:39 2023 +0530 
-------------------------------------------------------------------------------- 
Adding Build Time Stamp macro in FspProducerDataHeader.h

[Issue Description]
Missing Build time stamp macro in FspProducerDataHeader.h

[Resolution]
Adding Build time stamp macro in FspProducerDataHeader.h

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16020752114
Original commit date: Thu May 18 12:04:16 2023 +0530
Change-Id: I474b54f40a7a2a927956177fdfc39f0337f20fc0
Original commit hash: 8ec949f68e52db3f62faa044e87854eb70dcade8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
MeteorLakeFspBinPkg/Include/FspProducerDataHeader.h

================================================================================ 
Commit: d7f1536e30ef667ca5d701f22be1f9e4516a27f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3204_01

Hsd-es-id: N/A
Original commit date: Thu May 18 21:31:10 2023 -0700
Original commit hash: ab8a599c88e646deb8ab707a11cc0bb5d137fbf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3561596ad9ef8a3d3dde19133347636352e39b62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3204_00

Hsd-es-id: N/A
Original commit date: Thu May 18 15:26:06 2023 -0700
Original commit hash: a100dc505afdab5b80b9d2fa8296247d482999df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e26c5da60146acf7a9cf4319b3704ad0076a59bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:17 2023 +0530 
-------------------------------------------------------------------------------- 
Renumber SIMICS boardid to 0x38/0x39

[Feature Description]
Renumber SIMICS board id to accommodate ARL SBGA RVP boards

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Hx

Hsd-es-id: 14019394959
Original commit date: Thu May 18 11:17:37 2023 -0700
Change-Id: I6cc2b794263eccfeb8f461e346c0b9ae204666c2
Original commit hash: 576d2e3398a3ea5a02d2a280882f31a16458cc49

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc

================================================================================ 
Commit: 839f72c53e49da4d02c30e7a3dc374f71ab0b0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Question Value Mismatch is happening while change Discrete BT
HCI Audio Offload Link

[Issue Description]
Question Value Mismatch is happening while changing Discrete BT
HCI Audio Offload Link

[Resolution]
Fixed oneofVarid, needs minimum of 2 options for Oneofvarid.
default value should be 0 and not 0xFF

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 22018201202
Original commit date: Thu May 18 18:07:40 2023 +0530
Change-Id: I2d971761ef923dafb259a4c02fe89739382a4038
Original commit hash: 12c00f55a051e953dd24a7b96a171143ec669c9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: e499745ba5c5b909e72a356303854687203eb988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:05:03 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Observing ICC Watchdog Timer Yellow Bang

[Issue Description]
Yellow Bang is observed in ICC WatchDog Timer in Device Manager in
MTL-P

[Resolution]
Enumerating ICCWDT seperately for MTL-P and MTL-S

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020555308
Original commit date: Thu May 18 18:08:24 2023 +0530
Change-Id: Ib6da43cdb3079a2ac703aaa7bb322cbc2690982e
Original commit hash: 29e9ecf4a863185b1440d18162fba4cb10875921

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl

================================================================================ 
Commit: 0c68ddf935ddd3aad4ad702308482a8776e9dcb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:50 2023 +0530 
-------------------------------------------------------------------------------- 
Updated RPE related options when remote session is opened

[Issue Description]
RPE related options in Platform Erase Menu is accessible when remote
session is opened.
Those options should be grayout and cannot be modified when remote
session is opened.

[Resolution]
1. grayout RPE related options (includes Enable/Disable and
Real/Simulated mode) when remote session is opened.
2. If remote session is opened after entering Platform Erase menu,
pop-up message and revert the value.

Package/Module:
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe

[Impacted Platform]
ALL.

Hsd-es-id: 16020640948
Original commit date: Thu May 11 12:48:26 2023 +0800
Change-Id: Ib064848ae29a1f37b92d030e45f12d082bb14fc1
Original commit hash: 0cf4f7313c42760c12134a81bab1e5ff9b8a9840

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 1bd56aba2a4ef13703555348256c5adce5f5b2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:43 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3203_01

Hsd-es-id: N/A
Original commit date: Wed May 17 21:31:20 2023 -0700
Original commit hash: 142148583d540e1a4d4f9a297251b484234581fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 197b177b344d3da497aacdb4686f7ecb67306f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:30 2023 +0530 
-------------------------------------------------------------------------------- 
Board support: ARL SBGA DDR5 RVP board 2DPC

[Feature Description]
Board support: ARL SBGA DDR5 RVP board 2DPC

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Hx

Hsd-es-id: 14019266803
Original commit date: Tue May 9 09:57:52 2023 -0700
Change-Id: I709144ca030d76edd2889baebc49436f3297399e
Original commit hash: 6b161aba6e19f5b1683c9b04ecf6b889f037d884

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGARvp2DRtd3.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: e5f7859117779938687f7f8bdb86a051e48867c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:15 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed May 24 06:25:12 2023 -0700
Original commit date: Wed May 24 06:25:12 2023 -0700
Original commit hash: d6ebac5816fdea2fac491bb6b039d76cd54d2a60

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 6ff8d6befb6c877bfe8e09af0c95e457a3679c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3203_81

Hsd-es-id: N/A
Original commit date: Fri May 19 02:35:25 2023 -0700
Original commit hash: 8041a24ab9d53de8876f0ef378a10986c14fc374

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6af5ae7f858f81be585baf8114ed106a27008d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:04:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Question Value Mismatch is happening while change Discrete BT
HCI Audio Offload Link

[Issue Description]
Question Value Mismatch is happening while changing Discrete BT
HCI Audio Offload Link

[Resolution]
Fixed oneofVarid, needs minimum of 2 options for Oneofvarid.
default value should be 0 and not 0xFF

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 22018201202
Original commit date: Thu May 18 18:07:40 2023 +0530
Change-Id: I2d971761ef923dafb259a4c02fe89739382a4038
Original commit hash: 69a3da79b5865ed76bb5c2f8363e155a08dae161

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: a715dcc29b6ffae30f4e7007e7343723e406b368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3203_80

Hsd-es-id: N/A
Original commit date: Wed May 17 07:39:59 2023 -0700
Original commit hash: f6592f2783c5260966b58d952f5453fb337bd7a6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 072bad2f34169e455c937b909d1e8b0173fbf4ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:47 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version revert in Program Branch

Original commit date: Wed May 17 19:48:41 2023 +0530
Change-Id: I4289bd3fc96a2e7a8818a47fac3d38191484f4e7
Original commit hash: f8cf4d1a414c2521e2b60cade6a642cbec8417e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94d37ef1535d82daeb9d7add02f0847c625528ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3203_00

Hsd-es-id: N/A
Original commit date: Wed May 17 06:51:34 2023 -0700
Original commit hash: 69cddb2329bddf0fc5004867d474153a6f3f190b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2c4bba4ea7a05da697259842d9ae39eda424c381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:33 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] The 400ns ltrovr for the devices not supporting LTR is not
implemented in the BIOS due to missing RCR

[Feature Description]
LTROVR and LTROVR2 register programming through IPC command for hotplug
Device which doesn't support LTR, customer will have option to program
400ns LTR value by selecting Spec Complaint BIOS knob

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019370908
Original commit date: Tue Apr 11 03:40:56 2023 +0530
Change-Id: I88fb3a65efa1441f314676a62ba5d8a75cdafe9a
Original commit hash: 91972285f45cae0d98f22654efa073c713794957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/MtlSocPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 5d20d10efb341127fcffd1627b482137f0c275bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Build error happens from RC module when OPTIMIZATION is set to off

[Issue Description]
Build error happens from different RC module when OPTIMIZATION is
set to off.

[Resolution]
Force Enable optimization on the required APIs

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020330141
Original commit date: Tue May 9 16:02:50 2023 +0530
Change-Id: Ia748108d6bca8355429c3a5d8ff1722ba36848bc
Original commit hash: 62aa77e0fd1ed9f8d9e79ba02a56c6bfb25a51a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: 2f57ff64ddc12691ab612432d586d8d1534d74a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:19 2023 +0530 
-------------------------------------------------------------------------------- 
Complete Online XMLCLI Logs are not generating in OS

[Issue Description]
Complete Online XMLCLI Logs are not generating in OS

[Resolution]
Reverted the change causing the issue.
cd985d074226ca30458a11d8645dec1acd335f87

Package/Module:MTL

[Impacted Platform]
MTL

Hsd-es-id: 16020670939
Original commit date: Mon May 15 16:02:31 2023 +0530
Change-Id: I68ef3911ed4096268560dd1adb4368c3e3e3699a
Original commit hash: d7237cf114ab95f560c0550861a11a9824451cbd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: e3c04f06a7c50bc30c84c8922a4d08feeda06035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:10 2023 +0530 
-------------------------------------------------------------------------------- 
Static Code Analyzer errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MTL

[Impacted Platform]
MTL

Hsd-es-id: 16020623000
Original commit date: Tue May 9 10:23:55 2023 +0530
Change-Id: If18418320a8ccbd007ee6e8dd288ebbf0f4e9c97
Original commit hash: 76db72061cfb55e92804365162bd25d6c5163415

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DmiInfoLib.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c

================================================================================ 
Commit: f371dbca840af80785df28fa4a452a159506d36a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:03:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][3-STAR-1][BKC][IO_USB]: During Sx cycles and cold-plugging
of type-C storage in on-board type-C PCH port, storage is not
enumerating in OS

[Issue Description]
The VpdPcdRetimerPowerStateGpio was not configured may cause
Retiemr works abnormal.

[Resolution]
Add VpdPcdRetimerPowerStateGpio into S04 platform.dsc for
PDless USB ports.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15013345655
Original commit date: Sun May 14 18:58:43 2023 -0700
Change-Id: Id67a5d6d93d988e4e708a9dcf221d44eaf053895
Original commit hash: 3d556f56e9f8187fffbd697a33955cac88397a36

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: b8f7c6c6532d09f3fa9e0b05e5de9ce29afaed77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:56 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] DP-DMI programming uses incorrect bit definition
for register configuration.

[Issue Description]
Typo error caused mismatch in programming of DPDMI registers.

[Resolution]
Updated register definition to match BWG requested programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16020100447
Original commit date: Fri May 12 08:48:58 2023 +0200
Change-Id: Icb867642e000bf651c7c2003cdfad2885a6ab120
Original commit hash: a0ce06c2429642d3860a82e6391088a0a79a69bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: cd15535f073ac6f059563777abfc578c92d00a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.20.0

(cherry picked from commit 4403c1b9500f665535e4287d59b83a77afd7a69f)

Fri May 12 15:50:16 2023 -0700
Original commit date: Fri May 12 15:50:16 2023 -0700
Original commit hash: 1e7292fc9190086a4c7464a20fd178c13c734bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29b1278fe976afedbb621df43d9e9c58ae21e768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.21

Hsd-es-id: N/A
Original commit date: Fri May 12 15:28:23 2023 -0700
Original commit hash: dc195f407b0771f26586e57f748dfdf73377121b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1a3315e17ecb07d743d1e8d9adb4ec59d3f9f46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Incorrect programming of tSR and tPREMRR

[Issue Description]
tSR is not being programmed in terms of WCK for LP5
tPREMRR is using tWR instead of tWTR in formula

[Resolution]
Correct the programming tSR and tPREMRR based on MC / DRAM
specifications

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018219549
Original commit date: Fri May 12 14:02:59 2023 -0600
Change-Id: I81fa7b8b44ee7769c38cd6320459663424a6c6a3
Original commit hash: 0d2f65b5fb2790941fb3380616c71067980e3900

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: a87ade3dd798090d568cace71f8247508dbe0d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.20

Hsd-es-id: N/A
Original commit date: Fri May 12 14:22:18 2023 -0700
Original commit hash: 90a37798c497cd3f33b2ae8a109f8c8f6a29d30e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 205743799b46f51ffb551ff5ed69dc9f91b5de77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Enable x8 DFE Optimization

[Feature Description]
Enable x8 DFE optimiation in the MRS FSM. When training a DDR5 x8
dram device, do not program the upper DFE MRs. These MRs do not need
to be programmed for x8, so this is a boot time saver.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14018738369
Original commit date: Wed Apr 19 08:01:57 2023 -0600
Change-Id: I571f35545379257ebcc46122f7ee8c38cb03dbe9
Original commit hash: 49858f52e0d9112172973da71d3310a8a3fb8432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: b69b7bcf5cf019fd0714fde295952c231566c3d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.19

Hsd-es-id: N/A
Original commit date: Fri May 12 13:54:08 2023 -0700
Original commit hash: 436e8979b993b7ec6b5b36e74bcaa448cff6be07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3df071b57ac205594ff271bbd7d22bac7af2bbb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] CPGC doesn't stress back2back for DDR5

[Feature Description]
DDR5 bank mapping update when using basic victim-aggressor test.
Remove Same Group, Different Group TAT safe values for training
to ensure back2back is met.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016667332
Original commit date: Tue Apr 11 09:02:13 2023 -0700
Change-Id: Ie852b6fa3927df7d14596abefb1feae826b62ee0
Original commit hash: ddfd8613783d5f3a9f8e55ec645eba6d03986f5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: a38d2f5474b7e8adb08599dca9399cfd67d5fdcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:02:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.18

Hsd-es-id: N/A
Original commit date: Fri May 12 13:03:41 2023 -0700
Original commit hash: 9843e41a953319a802c7bc3cad625d7d47505b0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7b2dd8d3de5714b138328acb8db03371cd996d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:54 2023 +0530 
-------------------------------------------------------------------------------- 
Fixing Lint Warnings/Errors

[Feature Description]
Fixing Lint Warnings/Errors

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018782915
Original commit date: Mon May 8 16:05:56 2023 -0700
Change-Id: Ib0f07b49195a9e0137f57db9fadc228bded339e1
Original commit hash: 758f723abbcd8e03fb58c6f13b31bcd1b7927a45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 98f73532dd5d8560fb0039fa34a6991892066e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.17

Hsd-es-id: N/A
Original commit date: Fri May 12 11:03:48 2023 -0700
Original commit hash: e14f6224288f4af8f313aa4e2cb533691d072b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d84e90d42a5d7923179cc8b364f291190f023313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] update dram swizzling vendor support

[Feature Description]
dram vendor requests to add dram swizzling support

Package/Module: C1S/MemoryInit/MTL

[Impacted Platform]
DDR5, Lp5

Hsd-es-id: 15013378923, 15013378949
Original commit date: Mon May 8 12:47:50 2023 +0800
Change-Id: I512c6e22f06c5c9d66846d97843e9d71e8130687
Original commit hash: ff917e60164a9d04548aadae5e3e015e91c07cf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 034342d782cc4d7dbdfcf186a9b952d6364b4363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.16

Hsd-es-id: N/A
Original commit date: Fri May 12 10:17:29 2023 -0700
Original commit hash: 153af8602881539dd2bce479c00cab43b7ffebed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2397ef6a5f981778ba14f296c27198cd881f566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Disable DdrSafeMode[bit6] for LP5 & DDR5

[Feature Description]
Set DdrSafeMode[bit6] = 0 for LP5 & DDR5 configs

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14019055151
Original commit date: Thu May 4 15:50:18 2023 -0700
Change-Id: If04be333d39535f4d6c55db53e86c5229b3c0299
Original commit hash: 0b241b079811fe0a9ec86033e6aa65fb55eff25a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 34deac1acb93afec0c3198059b7b96a020a8d0bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.15

Hsd-es-id: N/A
Original commit date: Fri May 12 07:12:12 2023 -0700
Original commit hash: 5afde462f4820eb6bba2540e82badbdb11a17ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6d9b08ab7faba2eb8339da6ca2a289064314b62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 13:01:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] PORT RdV saturation errors when invoked from
Interpreter

[Issue Description]
On DDR5 system with DIMM1 populated alone, RMT shows RdV
saturation errors when invoked from Interpreter.

[Resolution]
Ported changes to Fix MrcReadParamIntoCache to use any
populated rank for RdV.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M/P/S

Hsd-es-id: 22016134294
Original commit date: Wed Nov 23 08:31:12 2022 -0800
Change-Id: Ibc51b725b891209e74c6218fe544f2b1464320eb
Original commit hash: d30a06366d217e31f0f8713bbbf166d6df64eacf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 564783f0b08488caa74ffdfee10c8daa1551033d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:55:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.14

Hsd-es-id: N/A
Original commit date: Fri May 12 06:22:38 2023 -0700
Original commit hash: 46493eae3a4f59d6a0d69b36afe991921dcb4216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fecd22791a64d5fb694079a0ab6a0c361e65cf8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:55:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Port over Rank Check in PDA Enumeration

[Issue Description]
Suspected issue with sweeping TxDqsOffset since txdqsdelay_rk0/1
doesn't return to their value before RMT being performed.
Specifically possible issue with how no rank argument being pass
in ChangeMargin in case of param==WrT and MrcGetSetSideEffect
gets always rank=MRC_IGNORE_ARG argument.

[Resolution]
Add in Rank Exist checks into Pda Enumeration

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016134288
Original commit date: Wed Nov 23 08:31:12 2022 -0800
Change-Id: Ia730a2f88d3b6b9140e754d2069b704d19560f6e
Original commit hash: ec4be5fbacb46d45727c26cf9e3f99750d6d6724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 76494aaf43a0e9999e447889e4582ba43aed7b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:55:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.13

Hsd-es-id: N/A
Original commit date: Thu May 11 17:17:14 2023 -0700
Original commit hash: 3253b8c3cd93d1defbe84586db9251bbdc9f1ef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 812e05dcdea693bb39bcbde66beeb9717b8b72c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:55:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC sometimes fails Unmatched Write
Timing Centering with speckles

[Issue Description]
Speckling in the data logs occuring during Unmatched Write Timings
centering. The CPGC is using a Static Pattern which in turn is
causing some single bit failures to be taken into account during
data processing.

[Resolution]
Change the CPGC to use a LSFR pattertn instead and
ignore single bit failures per byte.

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018163623
Original commit date: Mon May 8 12:22:32 2023 -0700
Change-Id: I420e73bfc68676686ecf8307b1f4bf4f56089245
Original commit hash: efb60408d948614ef3a17fa5adc86afa165f8f2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7db8a547904348ac6a3a4d163abb75aea1db63d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.12

(cherry picked from commit 9b3ec60872dc0803f9336f331d817bb92abf3471)

Wed May 10 18:28:22 2023 -0700
Original commit date: Wed May 10 18:28:22 2023 -0700
Original commit hash: 2ab674921ca8ca2b027b72fbbdbbd1e0bed9367c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cfc9b72c7794269b300a6a8b7e257985294bc40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.11

(cherry picked from commit 4b3841fd71482fa854bf773d3f132c04b773d037)

Wed May 10 17:51:39 2023 -0700
Original commit date: Wed May 10 17:51:39 2023 -0700
Original commit hash: 005c20c142cc8663ba357c5efb6ad6d81a217724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f02eec3e0bae3cebe8e1dc3e078f88ab477c7673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.10

(cherry picked from commit 8320388413ab55d1a2d5c6305108ca7fc5f40f80)

Thu May 11 11:43:26 2023 -0700
Original commit date: Thu May 11 11:43:26 2023 -0700
Original commit hash: 8378eaf87951e3ce4fae081d289b4268aa007c73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84d0014df346f79de837806767ab8f2617b02120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Per-bit RxVref training saturating VOC,
degrading RxDqs margins

[Feature Description]
This change request is to disable Per bit RxVref Training as a
temporary WA. The VOC settings could become saturated in
per-bit RxVref training in some situation and could lead to
degrading RxDqs margins.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018157165
Original commit date: Mon May 8 13:52:25 2023 -0700
Change-Id: I9853feea48a39a79f85291c8622f917067dbade9
Original commit hash: 2b897b969ca4ee893d91ed199834eb0a85a8bf29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0c6e32e53a465ac74a71c3f53573b99de1c76386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.9

(cherry picked from commit b2ef49b88950f2198f3d67ec9783fc67f342ea84)

Thu May 11 11:42:58 2023 -0700
Original commit date: Thu May 11 11:42:58 2023 -0700
Original commit hash: 2afd281469aa6c1383998dd173c2c67c89cbfd0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ccb4970756300a243d2569ba28eee42a9654908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:22 2023 +0530 
-------------------------------------------------------------------------------- 
Add Row Hammer DRFM flow

[Feature Description]
Adding DRFM flow for Row Hammer Support

Package/Module:
Intel/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 16020367803
Original commit date: Tue Apr 25 16:03:37 2023 -0700
Change-Id: I030432e30fcda9afe144fc3905016b78b73080bb
Original commit hash: 645e678e3fad652c0591d5eae1eac2a99bdf21af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: 490a8474c92592dcdeaff433ef09fee114648d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.8

(cherry picked from commit 30b04b00a93eccf76c6fc37f020327cd4cd63bc6)

Thu May 11 11:42:38 2023 -0700
Original commit date: Thu May 11 11:42:38 2023 -0700
Original commit hash: f6e3a94499531eb89221a2ed304f5cd3f84b06f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72362403d780c96ec60f71de5e92161150fc05c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:54:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC EV Boot Time Optimizations

[Feature Description]
H & S Applicable changes:
a) Need to disable Read MPR in the release MRC (We have both Read MPR 2D
and Read MPR turned on)
b) Don't margin CmdT in TxDq TCO Comp
c) Only run 1 tap of Phy DFE during Read ODT sweep
d) Lots of interval size changes

H Only Changes:
e) Don't run VA traffic in Read MPR
f) Optimize Read MPR 2D Sweep ranges

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018164044
Original commit date: Sun May 7 16:32:31 2023 -0700
Change-Id: I2361f8796a5bf40fdd216b4f07a4c40669bd78d8
Original commit hash: 0f990b8dc2f0be990182a5a66248f1b8b950334f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4ca1723fc957da846870062624015d5aa4cf956b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.7

(cherry picked from commit 0555a756dc7c0338761a1a96c7ec4d66a60638a8)

Thu May 11 11:42:16 2023 -0700
Original commit date: Thu May 11 11:42:16 2023 -0700
Original commit hash: f655308ee91bd86a0ab52661b8b702cf34234f5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d13166409b52f4c9279b48e43bcd43bfeb7c2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] PHY init DFE 2R config tuning

[Issue Description]
EV has multiple failing 2R systems that recover after adjusting DFE
values.

[Resolution]
Adjust values found by EV to get more robust results and recover failing
systems.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22018179313
Original commit date: Mon May 8 15:59:15 2023 -0700
Change-Id: Ic8165aad5058f16adbaab51968d5e4c937275521
Original commit hash: def2792dbcabbd35a994b3cd9c826b6c4f94bb53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 321b227cb2bfa4a36c448603e849bd5fab79b602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.6

(cherry picked from commit 7bcf9e7605a5cacc54dea90b3b724bb5216a5885)

Thu May 11 11:41:57 2023 -0700
Original commit date: Thu May 11 11:41:57 2023 -0700
Original commit hash: 6ac51a675fe26f2cbf9c2fef607404247f5a61db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3174d9b3f0d71c3522f329e8174eb75353bc8b10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5] Early Command Training (ECT) CATM Boot Time
Optimizations

[Feature Description]
(1) MRC must use a minimum interval size of 4 PI ticks during DDR5 ECT
CATM training.
(2) MRC must perform a single iteration of the DDR5 ECT CATM 2D training
(CA Vref, CA Timing)
(3) MRC must use the DDR5 CA Parity LFSR stress pattern during DDR5 ECT
CATM training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H, S

Hsd-es-id: 18029705393
Original commit date: Thu May 4 10:59:27 2023 -0700
Change-Id: I4d044bd0e4011ca9d1c257cdf4dcd8d60ec6cdff
Original commit hash: 15b40b03a50b63d6afe0367087a3f575f1ea9d77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 0745bcecd7554ce0a5386c2743b9680ab7e5e7af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.5

(cherry picked from commit 4fd6a2b22864f39e8a709571d7cead23610872d3)

Thu May 11 11:41:31 2023 -0700
Original commit date: Thu May 11 11:41:31 2023 -0700
Original commit hash: 3190b248a08c1745d6a556e13bc7cb5dac94c6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ea2b376f2967e17413ccb7558fed955dea2cbb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] tRFM incorrectly programmed if only DIMM1 is populated

[Issue Description]
When there are 2 DIMMs populated in the MC/Ch, the tRFM value needs to
be the largest value. Current code is only looking at DIMM0.
DDR5 tRFCsb defined for 8GB is incorrect. Currently set as 150000(ps)
when JEDEC spec shows 115ns and thus should be 115000.

[Resolution]
1. Correctec the code to take the max between DIMM0 and DIMM2.
2. Corrected define DDR5 tRFCsb for 8GB.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22017901205
Original commit date: Fri May 5 08:48:28 2023 -0700
Change-Id: I3ba9ffad7a0587b9a89ac4610f3175183f5435e1
Original commit hash: bc23471d7897bd1ac9a382e11889aaf9ee2986ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 88238d5b8a9d0dcce83723138ae9fcc0eadf604c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.4

(cherry picked from commit ce9b3d8cff9cb81e2190b11b83a38aa7381db410)

Fri May 5 16:26:58 2023 -0700
Original commit date: Fri May 5 16:26:58 2023 -0700
Original commit hash: 838d2683a39e67a23854f06d80562861487d9c78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d3c34431d889558a281cac92eff883a4007a073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.19.3

(cherry picked from commit 43058a4aafadfee651a86ebd9bd9b0ad299b796d)

Fri May 5 15:21:08 2023 -0700
Original commit date: Fri May 5 15:21:08 2023 -0700
Original commit hash: 66f041d57752e67794805627a7de2588062b5457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beccfe946468c1e189f8921ba55a5552aae8d5f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:53:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.2

(cherry picked from commit df18881e79af058ec287cadd27e8c36602a731a3)

Thu May 11 11:28:20 2023 -0700
Original commit date: Thu May 11 11:28:20 2023 -0700
Original commit hash: b8b76e89c51f88217f523866aa899d525b639afd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f229fd12cd76934781795a6a80a4e917aba99d6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P| LP5] Need to disable VRCG before enabling refresh
during scrub flow

[Feature Description]
VRCG needs to be set to to Normal operation before memory scrub since
refreshes cannot happen while VRCG is in VREF Fast Response mode.

Move setting VRCG into normal operation from MrcNormalMode into
MrcSagvFinal for cold boot, and Jedec Reset for Fast boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22018076029
Original commit date: Mon May 1 09:41:17 2023 -0600
Change-Id: If6dedc0d170022b071372d16ee18b71ccb2622ff
Original commit hash: c77f5cc9b2f0a0aad8e929db438f8c1ac809ef1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 6cde32cc3803afdbaf8ac8553f023437e60391c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.1

(cherry picked from commit 2b64917d22c24d3670d8b83278bd2a3e8b3fcc7e)

Thu May 11 11:27:17 2023 -0700
Original commit date: Thu May 11 11:27:17 2023 -0700
Original commit hash: 0954b8017fe1a286040d6f10bafaefb5d80e631c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a117fee3d8bf0a3f91e0be541d977569fd6498ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] WCK/CLK not tolerant to changes in duty cycle

[Issue Description]
WCK/CLK training does not seem tolerant to changes in duty cycle, which
is causing DRAMs to randomly die or become unstable. The duty cycle
range is too large for the training steps to handle at times, leading to
corrupted or unrecoverable.

[Resolution]
Adjust WCK/CLK values and limit the sweep ranges.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018113670
Original commit date: Tue May 2 15:07:31 2023 -0700
Change-Id: I21f9c183157708f78aba4c375ec8e63ec5843629
Original commit hash: 131513775a9ce17704d861db61e226ff20256af8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9c8d04e0b563739da89f0bad3f4288328a467d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.19.0

(cherry picked from commit 753c4932abcf599721742cab3de4c83ffa9f571c)

Thu May 11 02:26:59 2023 -0700
Original commit date: Thu May 11 02:26:59 2023 -0700
Original commit hash: 178180a9d30d0e9fa327857c63191c0e7a571a39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fad8c753d33422452ad4a7868ab65413e7fe483b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3202_00

Hsd-es-id: N/A
Original commit date: Tue May 16 21:30:59 2023 -0700
Original commit hash: 4b2017a6be5b3648e6686bc6d9c2439dd326a599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0f43eeb9cd9c01bb851ba948aeea5d7c884400e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:22 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] PLDR flow is not completed.

[Issue Description]
PLDR flow is not completed.

[Resolution]
Invoke correct P2SB and GPIO path.

Package/Module:
C1S/CNVi

[Impacted Platform]
MTL

Hsd-es-id: 22018196327
Original commit date: Tue May 9 11:13:42 2023 -0700
Change-Id: I7e7bdb59edc9339194ea9a57e3169ee06c9108f4
Original commit hash: a305d2257a8b42be56faaeecde5d88c639bb60ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 216da705617724b89bdda0bf5971bd0a8173add9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:16 2023 +0530 
-------------------------------------------------------------------------------- 
PCIe RP BIOS settings mismatches vs BWG r2p12

[Issue Description]
PCIe RP BIOS settings mismatches vs BWG r2p12

[Resolution]
Fixed following Register values as per BWG
TNPT.DTXLTE
TNPT.DRXLTE
DPCCAPR.RPEFDPC
RXL0SESQCP5.G5LBWSST
MPHYCAPCFG.MLSOSGSSVCC

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 15012847339
Original commit date: Tue May 9 20:07:23 2023 -0700
Change-Id: I5af96aca598aa0b94f36fc3a143e6347fee237f8
Original commit hash: 30be89896a74715346df16a234389d547a86f413

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 974af0b5ea10965a26cda03cb0364af4095033eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Question Value Mismatch is happening while changing Discrete BT
HCI Audio Offload Link

[Issue Description]
Question Value Mismatch is happening while changing Discrete BT
HCI Audio Offload Link

[Resolution]
Fixed oneofVarid, needs minimum of 2 options for oneofvarid

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 22018201202
Original commit date: Tue May 16 11:37:26 2023 +0530
Change-Id: I2d81341abe1acf7e2aecb8e4c99402812cc0dec6
Original commit hash: dee848c3ee24266744539d0dd7ebc8272d672204

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 54d57e68f1f6ef5571dbed3b334e33908514266b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:52:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H][MTL-U][B0][GC][BIOS][ Regression]:Complete Online XMLCLI Logs
are not generating in OS

[Issue Description]
FMMT tool is not able to recognize signfv build tool .

[Resolution]
Copying run time used build Tool info into FmmtConf.ini file.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020670939
Original commit date: Tue May 16 15:12:53 2023 +0530
Change-Id: Iabac3fefd8d0b3b6062545023c9f50d7d26e7e81
Original commit hash: 92f32e8b23e3f64887b7da283998fbbb052cd7ba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 4122253f4aab3d9bd321403fd45a6973780d2907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:56 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Provide alternate GPIO configuration for DMIC Links

[Issue Description]
The DMIC microphone can't work normally and the GPP_D14/GPP_D15
do not be programmed to Native 3.

[Resolution]
Add setup option to set GPIO group that will be used for DMIC links.

Package/Module:
MeteorLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Include

[Impacted Platform]
MTL

Hsd-es-id: 18029815759
Original commit date: Tue May 9 04:17:56 2023 -0700
Change-Id: I8cd01a602bc3587e9b1d8035315c2ac6f7bf0d9d
Original commit hash: 6d4ddfc737ea512774a02e9b6f144a4b2b984abc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioV2PinsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 91a9f2d8f62fc149abcafc5d41ad97082b656498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:49 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] HSTI for testing for multiple instances of IP

[Feature Description]
HSTI PCH tests need to address multiple instantiations of some IP

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
MTL, ARL

Hsd-es-id: 14018627526
Original commit date: Fri May 5 18:29:18 2023 -0700
Change-Id: Id7ff610680085bb258ec17153767fa587bb2d7f2
Original commit hash: 905576ed9b5f570ae40c63f8c6ae89bf7717e0ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c

================================================================================ 
Commit: 4f92aa693bd8440004683c8a0a8f2b868bb0b51e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:42 2023 +0530 
-------------------------------------------------------------------------------- 
Erasing Token should disable any BIOS payload debug settings

[Feature Description]
Debug Setup shall rollback to previous state before token injection
when Token is erased, expired or injection failed.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15013374877
Original commit date: Mon May 15 23:40:52 2023 +0800
Change-Id: I07eb9756e7a2c323fd596746f06174f5f281824f
Original commit hash: 904e1330b75d3415cad1b97700de24fd2bd24e03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 374a375401c28f46db8f092c79ec4641012e7cce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3201_01

Hsd-es-id: N/A
Original commit date: Mon May 15 21:31:15 2023 -0700
Original commit hash: bead3d4e52d39aa9f3a1ff290534f7e2c30ac1d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 56531f2d8652cfcc7d699e8b7457fc626cf5531a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:27 2023 +0530 
-------------------------------------------------------------------------------- 
[PSR] Support "other" event source type displayed

[Issue Description]
After clearing CMOS using jumper,
PSR reports ME Unconfigure event happened.
Event source displayed LPE instead of Other.

[Resolution]
Add other event source type check and parse

Package/Module:
PsrFeaturePkg/PsrSetup

[Impacted Platform]
MTL

Hsd-es-id: 16020618874
Original commit date: Thu May 11 16:18:19 2023 +0800
Change-Id: I829947426a2e4bcb0856dd9d32090a5dda4f561c
Original commit hash: 6197002a16d56f6a7c75ac5cfde43373f22a0788

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: df5e393133ecfc00816d01c9b68a7f64831d51ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:21 2023 +0530 
-------------------------------------------------------------------------------- 
Board support: ARL SBGA DDR5 RVP board 1DPC

[Feature Description]
Board support: ARL SBGA DDR5 RVP board 1DPC

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Hx

Hsd-es-id: 14019266797
Original commit date: Mon May 1 16:19:40 2023 -0700
Change-Id: I9d41de905626d29f684e6f20ffb24690390baa3b
Original commit hash: 22b313eecb6299461ab7ca1c370ba5d873142b84

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 4e82a16599ed7f11f6fe87d2fdb4fe2abedd1a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:13 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/EarlyDevices: Install PMC and P2SB access

[Feature Description]
Install PMC and P2SB PCI IO access to allow HSTI module
to test them for gaps. Both PMC and P2SB are installed
as hidden devices, additionally P2SB is installed in SMM
as access to it in DXE is blocked.

Package/Module:
OneSiliconPkg/EarlyDevices

[Impacted Platform]
MTL-S

Hsd-es-id: 18029346082
Original commit date: Tue May 9 15:29:27 2023 +0200
Original commit hash: 09a798d74c8441b1ddd88bd3e729b7266ec2eb61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlySmmDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlySmmDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/Product/MeteorLake/Include/HiddenDevices.h
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1537ee84ecf30e02441a397eab82d7736eb1b38e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:51:05 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/PcieRp: Add hidden devices to PcieBusLib

[Feature Description]
Add support for installing PCI IO access for hidden devices.
Hidden devices are devices that are not discoverable on PCI bus
but can still be accessed in some other way. To install a hidden
device pass an array of bar addresses and, optionally, an address
of PCI config of a device.

Package/Module:
OneSiliconPkg/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 18029346082
Original commit date: Tue May 9 15:00:44 2023 +0200
Original commit hash: 794e664c3ea57cdc52c29a5ee3a38998b1d450e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoHiddenDevice.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c

================================================================================ 
Commit: 8fc3ea47df602e46606878a85992a63bdd91836d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3201_00

Hsd-es-id: N/A
Original commit date: Mon May 15 03:07:22 2023 -0700
Original commit hash: 5bd81d12658db51b5bb9b2dfb18896d57821f056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 99e57bde496666c7810a92df152790c918449faf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:50 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] DMIC Stereo is enabled in the BIOS menu instead of DMIC Quad

[Issue Description]
By default DMIC Stereo is enabled in the
BIOS menu instead of DMIC Quad.

[Resolution]
Update PchSetup defaults and update NhltFeaturePkg PCD defaults.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020640965
Original commit date: Fri May 12 11:26:44 2023 +0200
Change-Id: I64fde5dad840c47c3908708f9b9f0dc433af63ae
Original commit hash: 13d16e0495615a7f40ce3d1f02a6e8e946264a89

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/NhltFeaturePkg.dec
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 5bf0d30da555635f8f6c5dedbc7596f9b44ba8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][TCSS] Remove NativeAspmEnable value in SetupTable

[Issue Description]
NativeAspmEnable value in SetupConfigPatchTable for
MTL-S is not lign with default setting in hfr file.
This will lead PCIe unable to enter L1 power state.

[Resolution]
Remove NativeAspmEnable value in SetupConfigPatchTable.
Make sure it follow default setting in hfr file.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14019344257
Original commit date: Mon May 15 13:39:58 2023 +0800
Change-Id: I800b60d7f6840f54960f079835eaf67eb21908c0
Original commit hash: d91e2f2943e71b541e03d1d02191973be928a2e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3bb22e764e37681441ce86cc4f9e769b227edea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:37 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Set TouchPad interrupt pin HOST ownership to GPIO Driver mode

[Issue Description]
Code 10 Yellow bang in I2C HID Device
after resuming from Hibernate sessions

[Resolution]
Refer RVP TouchPad interrupt pin
Set GPIOV2_MTL_SOC_M_GPP_B0 to HOST ownership to GPIO Driver mode

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 22018197228
Original commit date: Fri May 12 13:44:24 2023 +0800
Change-Id: Ia74b42732f9802308d93e521a28b6b09340725f9
Original commit hash: dfea0cb057a574a5e2d9d8e676229020efce637a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: 7ae1ea09b619c4b6a01793d2997357b56d57092c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:30 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3197_00

Hsd-es-id: N/A
Original commit date: Sun May 14 21:31:01 2023 -0700
Original commit hash: 58cc29733a9ffd149e04ecd4a19cafefb77ed99a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1c4bbebf1221495dbcefdfb4c65107e801c74fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3196_00

Hsd-es-id: N/A
Original commit date: Sat May 13 21:31:02 2023 -0700
Original commit hash: 1ed67f6c80a859d3385c67c527f61f0703c2aedf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 16f4f4b6443c788394d39b5d51cbde9722c2edd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:17 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3195_00

Hsd-es-id: N/A
Original commit date: Fri May 12 21:30:57 2023 -0700
Original commit hash: f352c65b5b6c88699a54374b9784963e7ec1d6b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a9cc07ae8c19244b53c47dab8c2532ee74e1f663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3194_03

Hsd-es-id: N/A
Original commit date: Thu May 11 21:31:07 2023 -0700
Original commit hash: ff868152f672da3a01a23ac0079305b6bcbc9054

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 92ab689829d1d464f778570ff6569653ef130dbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:50:03 2023 +0530 
-------------------------------------------------------------------------------- 
SOL terminal type is fixed in SMBIOS and
does not sync with ConIn and ConOut variable

[Issue Description]
SOL terminal type is fixed in SMBIOS and not updatable.
And the type does not sync with ConIn and ConOut variable.

[Resolution]
Use Dynamic PCD to update SOL terminal type.

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt
MeteorLakePlatSamplePkg/Features/Me

[Impacted Platform]
MTL

Hsd-es-id: 16020645135
Original commit date: Wed May 10 15:44:49 2023 +0800
Change-Id: I4e4e6c967bd7b69f45105880db7ca154186ee9be
Original commit hash: c6ff7f6040e9a5e753959828f80a8a5ff02354e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 3d6a0b42cd3cfe9fe6b4d5b64301f59ebc877271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:49:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Fix build error if disable Capsule Enable feature

[Issue Description]
BIOS build fail if disable Capsule Enable feature

[Resolution]
1) Add a null ResiliencySupportLib to support platform
2) Move some limitation of .h

Package/Module:MeteorLakeBoardPkg,MeteorLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15013413791
Original commit date: Thu May 11 11:31:23 2023 +0800
Change-Id: I4793ba1f486877e63229d9ba2b21a12d32703f20
Original commit hash: e8ec10bb6cd979c100a346ffc20ec46146abc579

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PeiDxeSmmResiliencySupportLibNull/PeiDxeSmmResiliencySupportLibNull.inf
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PeiDxeSmmResiliencySupportLibNull/ResiliencySupportLibNull.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 0e41d31604c9d727605b7a32ae37678cdc5b0d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:49:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3194_02

Hsd-es-id: N/A
Original commit date: Thu May 11 12:57:27 2023 -0700
Original commit hash: 048d20a79b89f00360eb5d87550f12db2888734f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 87d3518dad0a5dea20c7fe710747f0cc745d694f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:49:39 2023 +0530 
-------------------------------------------------------------------------------- 
[Simics] System not booting to BIOS/OS

[Issue Description]
System not booting to BIOS/OS on Simics

[Resolution]
Revert "[MTLS] Get PSS serial number with right I2C config address"

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020645836
Original commit date: Thu May 11 11:39:14 2023 -0700
Change-Id: If71d9ed4d273b5170fc1342dcb7bf99985bf02f0
Original commit hash: a5f82513a31e273430ba73f7e0371963c099f835

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.c
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.inf

================================================================================ 
Commit: d952f740d98d908ac7b8dda2dc7dae54de0946a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:49:32 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Clear CSE wakes.

[Feature Description]
CSE wakes need to be disabled.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
MTP-S

Hsd-es-id: 18029702492
Original commit date: Thu May 4 16:56:56 2023 +0200
Original commit hash: 1a96d2bf3382a2d104665c75015e82adc2f8514c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: ef338596f04309b0ca8ffb7cf41e3f3a33212765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:49:25 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed May 17 07:05:35 2023 -0700
Original commit date: Wed May 17 07:05:35 2023 -0700
Original commit hash: 898b4f166915289e7ace4ed5a505e54a461189f5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: 4144577eadb9fc8e14da53c792c9e8c621e72e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 15 12:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3194_81

Hsd-es-id: N/A
Original commit date: Mon May 15 05:05:57 2023 -0700
Original commit hash: afd2bfb98cdbbf3feba9644af760f59e0cbce1a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
