<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_017.v"
   type="VERILOG"
   library="avalon_st_adapter_017" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_002.v"
   type="VERILOG"
   library="avalon_st_adapter_002" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sram_16bit_512k_0_avalon_slave_0_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_limiter" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router_019.sv"
   type="SYSTEM_VERILOG"
   library="router_019" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator" />
 <file
   path="simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="arbiter" />
 <file
   path="simulation/submodules/altera_merlin_std_arbitrator_core.sv"
   type="SYSTEM_VERILOG"
   library="arbiter" />
 <file
   path="simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv"
   type="SYSTEM_VERILOG"
   library="pin_sharer" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_tristate_controller_aggregator.sv"
   type="SYSTEM_VERILOG"
   library="tda" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="slave_translator" />
 <file
   path="simulation/submodules/altera_tristate_controller_translator.sv"
   type="SYSTEM_VERILOG"
   library="tdt" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/system_0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/system_0_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/system_0_uart_0.v"
   type="VERILOG"
   library="uart_0" />
 <file
   path="simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0.v"
   type="VERILOG"
   library="tri_state_bridge_0_pinSharer_0" />
 <file
   path="simulation/submodules/system_0_tri_state_bridge_0_bridge_0.sv"
   type="SYSTEM_VERILOG"
   library="tri_state_bridge_0_bridge_0" />
 <file
   path="simulation/submodules/system_0_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="simulation/submodules/system_0_switch_pio.v"
   type="VERILOG"
   library="switch_pio" />
 <file
   path="simulation/submodules/SRAM_16Bit_512K.v"
   type="VERILOG"
   library="sram_16bit_512k_0" />
 <file
   path="simulation/submodules/system_0_sdram_0.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="simulation/submodules/system_0_sdram_0_test_component.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="simulation/submodules/system_0_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/system_0_led_red.v"
   type="VERILOG"
   library="led_red" />
 <file
   path="simulation/submodules/system_0_led_green.v"
   type="VERILOG"
   library="led_green" />
 <file
   path="simulation/submodules/system_0_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/system_0_epcs_controller.v"
   type="VERILOG"
   library="epcs_controller" />
 <file
   path="simulation/submodules/system_0_epcs_controller_boot_rom.hex"
   type="HEX"
   library="epcs_controller" />
 <file
   path="simulation/submodules/system_0_cfi_flash_0.v"
   type="VERILOG"
   library="cfi_flash_0" />
 <file
   path="simulation/submodules/system_0_button_pio.v"
   type="VERILOG"
   library="button_pio" />
 <file
   path="simulation/submodules/SEG7_LUT_8.v"
   type="VERILOG"
   library="SEG7_Display" />
 <file
   path="simulation/submodules/SEG7_LUT.v"
   type="VERILOG"
   library="SEG7_Display" />
 <file
   path="simulation/submodules/system_0_SD_CMD.v"
   type="VERILOG"
   library="SD_CMD" />
 <file
   path="simulation/submodules/system_0_SD_CLK.v"
   type="VERILOG"
   library="SD_CLK" />
 <file
   path="simulation/submodules/AUDIO_DAC_FIFO.v"
   type="VERILOG"
   library="Audio_0" />
 <file
   path="simulation/submodules/FIFO_16_256.v"
   type="VERILOG"
   library="Audio_0" />
 <file path="simulation/system_0.v" type="VERILOG" />
 <topLevel name="system_0" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="system_0.epcs_controller"
   modelPath="system_0.epcs_controller" />
</simPackage>
