
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.879 ; gain = 7.543
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hexplay_Converter' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/sources_1/new/Hexplay_Converter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hexplay_Converter' (1#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/sources_1/new/Hexplay_Converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'PDU' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v:175]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v:246]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v:76]
INFO: [Synth 8-6155] done synthesizing module 'PDU' (2#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC_Generator' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PC_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC_Generator' (3#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PC_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Inst_Memory' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Inst_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_inst' [C:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.runs/synth_1/.Xil/Vivado-7432-Bill-Matebook/realtime/dist_mem_inst_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_inst' (5#1) [C:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.runs/synth_1/.Xil/Vivado-7432-Bill-Matebook/realtime/dist_mem_inst_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Memory' (6#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Inst_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (7#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'Predict' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Predict.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Predict.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Predict' (8#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Predict.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Imm_Gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (10#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Imm_Gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_Left' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Shift_Left.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Left' (11#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Shift_Left.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detect' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Hazard_Detect.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detect' (12#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Hazard_Detect.v:3]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Registers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (13#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Registers.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU_Control.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU_Control.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU_Control.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (14#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (15#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Forwarding.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (16#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Forwarding.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (17#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (18#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Data_Memeory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_data' [C:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.runs/synth_1/.Xil/Vivado-7432-Bill-Matebook/realtime/dist_mem_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_data' (19#1) [C:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.runs/synth_1/.Xil/Vivado-7432-Bill-Matebook/realtime/dist_mem_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (20#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Data_Memeory.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (22#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/CPU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (23#1) [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Top.v:3]
WARNING: [Synth 8-7129] Port in[31] in module Shift_Left is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1246.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1246.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1246.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1246.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.gen/sources_1/ip/dist_mem_inst/dist_mem_inst/dist_mem_inst_in_context.xdc] for cell 'cpu/inst_mem/inst_mem'
Finished Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.gen/sources_1/ip/dist_mem_inst/dist_mem_inst/dist_mem_inst_in_context.xdc] for cell 'cpu/inst_mem/inst_mem'
Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.gen/sources_1/ip/dist_mem_data/dist_mem_data/dist_mem_data_in_context.xdc] for cell 'cpu/data_mem/mem_text'
Finished Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.gen/sources_1/ip/dist_mem_data/dist_mem_data/dist_mem_data_in_context.xdc] for cell 'cpu/data_mem/mem_text'
Parsing XDC File [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/constrs_1/new/board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/constrs_1/new/board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1277.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1277.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu/inst_mem/inst_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/data_mem/mem_text. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Predict'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Predict'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 50    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 18    
	   7 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   9 Input   11 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 1277.324 ; gain = 30.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:59 . Memory (MB): peak = 1298.668 ; gain = 51.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1314.992 ; gain = 68.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dist_mem_data |         1|
|2     |dist_mem_inst |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |dist_mem_data |     1|
|2     |dist_mem_inst |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |    53|
|5     |LUT1          |     5|
|6     |LUT2          |   137|
|7     |LUT3          |   139|
|8     |LUT4          |   207|
|9     |LUT5          |   443|
|10    |LUT6          |  1465|
|11    |MUXF7         |   443|
|12    |MUXF8         |   192|
|13    |FDCE          |  1707|
|14    |FDPE          |    23|
|15    |FDRE          |    12|
|16    |IBUF          |    10|
|17    |OBUF          |    24|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1328.785 ; gain = 81.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 1328.785 ; gain = 51.461
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:13 . Memory (MB): peak = 1328.785 ; gain = 81.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1340.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1344.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9474dfea
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:29 . Memory (MB): peak = 1344.547 ; gain = 97.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/18213/Sources/COD_Lab/lab6/Test_Loop/Test_Loop.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 24 16:35:09 2022...
