# compile vhdl design source files
vhdl xil_defaultlib  \
"TB_FA_func_synth.vhd" \
"../../../../../Full_Adder.srcs/sim_1/new/TB_FA.vhd" \

# Do not sort compile order
nosort
