$date
	Fri Apr 28 14:19:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module p $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var reg 1 & even_odd $end
$var reg 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
0$
x#
0"
x!
$end
#2
0#
0%
#5
0'
0!
0&
1"
1$
#10
0"
0$
#12
1#
1%
#15
1'
1!
1&
1"
1$
#20
0"
0$
#25
0'
0!
0&
1"
1$
#30
0"
0$
#32
