```verilog
module top_module (
    input wire clk,
    input wire d,
    output wire q0,
    output wire q1,
    output wire q2
);

    // Internal wires to connect the outputs of D flip-flops
    wire q0_to_q1;
    wire q1_to_q2;

    // Instantiate the first D flip-flop
    my_dff dff0 (
        .clk(clk),
        .d(d),
        .q(q0)
    );

    // Instantiate the second D flip-flop
    my_dff dff1 (
        .clk(clk),
        .d(q0),
        .q(q1)
    );

    // Instantiate the third D flip-flop
    my_dff dff2 (
        .clk(clk),
        .d(q1),
        .q(q2)
    );

endmodule

module my_dff (
    input wire clk,
    input wire d,
    output reg q
);

    always @(posedge clk) begin
        q <= d;
    end

endmodule
```