// Seed: 3195091430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1
);
  generate
    assign id_0 = id_1;
    integer id_3;
    wire id_4;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1
);
  assign id_0 = id_1;
  always id_0 <= -1;
  logic [1 : 1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_0 = 1;
endmodule
