INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/param.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_neg_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_neg_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_slt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_slt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/alu_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/memram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/peripheral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheral
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/rdata_helper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdata_helper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/reg_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/reg_id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/sext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/sext_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/sext_pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext_pos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/stop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sources_1/new/wdata_helper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wdata_helper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_plus_v2_2021_07_23/mini-rv-1_-design/ex3/lab3/lab3.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
