// Seed: 2640894588
module module_0 (
    input wire id_0,
    input wand id_1,
    output uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    input uwire id_8,
    output wire id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output tri id_13,
    output supply1 id_14,
    output tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    input wor id_18,
    output tri0 id_19,
    input supply0 id_20
);
  wire id_22, id_23, id_24, id_25;
endmodule
module module_1 #(
    parameter id_13 = 32'd8,
    parameter id_14 = 32'd16
) (
    output wor id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wire id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9
);
  wire id_11 = id_11;
  assign id_2 = id_8;
  if (1'b0) begin
    wire id_12;
  end else begin
    defparam id_13.id_14 = 1 & 1;
  end
  module_0(
      id_9,
      id_7,
      id_0,
      id_2,
      id_7,
      id_1,
      id_0,
      id_8,
      id_9,
      id_0,
      id_3,
      id_8,
      id_6,
      id_3,
      id_5,
      id_3,
      id_7,
      id_7,
      id_4,
      id_3,
      id_8
  );
endmodule
