var searchData=
[
  ['fastforward',['fastForward',['../d6/d1b/Streaming_8cpp.html#af165556bd0438a0134b5d95b05819b32',1,'Streaming.cpp']]],
  ['fftviewer_5ffrfftviewer',['fftviewer_frFFTviewer',['../d5/d45/classfftviewer__frFFTviewer.html#a4bcd0ebcddfbe4227a156a426db9d5b9',1,'fftviewer_frFFTviewer']]],
  ['figure',['figure',['../d7/d92/rx__2ch_8m.html#a4a88c7e04fd2e9f103dcce0e4c22d9af',1,'figure(1) plot(real(samplesCh0)):&#160;rx_2ch.m'],['../d7/d92/rx__2ch_8m.html#a566ce424ea289692dbc66ca34f2d152c',1,'figure(2) plot(real(samplesCh1)):&#160;rx_2ch.m']]],
  ['fileopened',['FileOpened',['../dd/dc3/classMCU__File.html#a43658faeff7de96d3f2b834f7b56a39e',1,'MCU_File']]],
  ['filterdevicelist',['FilterDeviceList',['../df/dda/classlime_1_1ConnectionEVB7COMEntry.html#aad221b6179220132ef7f08f1c2e22742',1,'lime::ConnectionEVB7COMEntry']]],
  ['filters',['Filters',['../dd/d0b/mcu__program_2host__src_2main_8cpp.html#ad4dcf2055b7114f8eacfa8cb11e5bbd5',1,'main.cpp']]],
  ['find_5fpackage',['find_package',['../dd/d18/SoapyLMS7_2CMakeLists_8txt.html#aff384e5f3f42720d425c93d9d3379a0b',1,'CMakeLists.txt']]],
  ['findallcomports',['FindAllComPorts',['../df/dda/classlime_1_1ConnectionEVB7COMEntry.html#a3b6172c9236d4f17d40934ce48f84e8c',1,'lime::ConnectionEVB7COMEntry::FindAllComPorts()'],['../d4/d6c/ConnectionSTREAM__UNITEEntry_8cpp.html#af092eb330c0209a2451b34f5008f1dbe',1,'FindAllComPorts():&#160;ConnectionSTREAM_UNITEEntry.cpp']]],
  ['findconnections',['findConnections',['../df/d74/classlime_1_1ConnectionRegistry.html#acdc063f9df6336a9ea341fa9eddffab3',1,'lime::ConnectionRegistry']]],
  ['finddevices',['findDevices',['../d5/db6/LimeUtil_8cpp.html#ab1aeb903814aa2802ec78b2c3b24ec77',1,'LimeUtil.cpp']]],
  ['findiconnection',['findIConnection',['../da/dc9/Registration_8cpp.html#a1a36014b1338ca8e2194b9d1c901c349',1,'Registration.cpp']]],
  ['findvco',['FindVCO',['../d2/d61/classlime_1_1Si5351C.html#a358a039dab802adad46765f3d3e2a8df',1,'lime::Si5351C']]],
  ['finesearch',['FineSearch',['../db/d1d/classlime_1_1LMS7002M.html#a42287fc83ea5e2b50c7a74330094e9fa',1,'lime::LMS7002M']]],
  ['finishdatareading',['FinishDataReading',['../da/db1/classlime_1_1ConnectionFT601.html#aab8b49d60f0856c6a91705d39e5c3448',1,'lime::ConnectionFT601::FinishDataReading()'],['../d7/db8/classlime_1_1ConnectionFX3.html#ae0400bd216c3d22283df97562196734e',1,'lime::ConnectionFX3::FinishDataReading()'],['../d2/de5/classlime_1_1IConnection.html#a900a18a24b131295005bd5bf88856840',1,'lime::IConnection::FinishDataReading()'],['../d9/d0d/classlime_1_1ConnectionXillybus.html#a5da99779c67da8d966ed97d3ceabe6b7',1,'lime::ConnectionXillybus::FinishDataReading()']]],
  ['finishdatasending',['FinishDataSending',['../da/db1/classlime_1_1ConnectionFT601.html#a931402012fe8d9142fdb70aaee31306b',1,'lime::ConnectionFT601::FinishDataSending()'],['../d7/db8/classlime_1_1ConnectionFX3.html#a4b3e4f88e76fd85b805561588158aeae',1,'lime::ConnectionFX3::FinishDataSending()'],['../d2/de5/classlime_1_1IConnection.html#a7039b9d4f3b8fc03be3272dcabc51e09',1,'lime::IConnection::FinishDataSending()'],['../d9/d0d/classlime_1_1ConnectionXillybus.html#a2edc7865edfaa217e5b68ce8011a60b2',1,'lime::ConnectionXillybus::FinishDataSending()']]],
  ['fit',['Fit',['../d9/d73/classOpenGLGraph.html#a9a3ee0eac1e021ad97a17ab5e8f52d3c',1,'OpenGLGraph']]],
  ['fliprisingedge',['FlipRisingEdge',['../d3/dec/lms7002m__calibrations_8c.html#af20d931e0e2448c2240c95f2b4c45a86',1,'lms7002m_calibrations.c']]],
  ['flush',['flush',['../d4/d5e/classGNUPlotPipe.html#a90d867dcb356ada557c19679e80243f3',1,'GNUPlotPipe']]],
  ['formreg2command',['formREG2command',['../d8/d9c/classlime_1_1MCU__BD.html#ad6c7cd101d1451c52b11fb0c38a7290a',1,'lime::MCU_BD']]],
  ['fpga',['FPGA',['../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44',1,'lime::FPGA']]],
  ['fpga_5fmini',['FPGA_Mini',['../d5/ddc/classlime_1_1FPGA__Mini.html#a44380fcef096ca57ef190b3152aa30cf',1,'lime::FPGA_Mini']]],
  ['fpga_5fpll_5fclock',['FPGA_PLL_clock',['../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a979068589886ec82c534c3567bf35abc',1,'lime::FPGA::FPGA_PLL_clock']]],
  ['fpga_5fq',['FPGA_Q',['../d9/d58/classlime_1_1FPGA__Q.html#afe5714f53acfd1ffa430270c0de92fc1',1,'lime::FPGA_Q']]],
  ['fpga_5fread',['fpga_read',['../dd/df4/ConnectionNovenaRF7__streaming_8cpp.html#abd515944f06d68714b15fd61048e01cf',1,'ConnectionNovenaRF7_streaming.cpp']]],
  ['fpga_5fsend',['fpga_send',['../dd/df4/ConnectionNovenaRF7__streaming_8cpp.html#ae4b5ac960e28b89424a27cd74377dfe4',1,'ConnectionNovenaRF7_streaming.cpp']]],
  ['fpgacontrols_5fwxgui',['FPGAcontrols_wxgui',['../d7/db5/classFPGAcontrols__wxgui.html#a43e7af94389a04863d5208aad44137f5',1,'FPGAcontrols_wxgui']]],
  ['fpgapacketpayload2samples',['FPGAPacketPayload2Samples',['../db/dcf/classlime_1_1FPGA.html#acbaf6c2d519b04e7e2409c58c3f26555',1,'lime::FPGA']]],
  ['free_5fivector',['free_ivector',['../db/de5/recipes_8c.html#aee25e218394217a134e805ea09fb0fe9',1,'free_ivector(int *v, int nl, int nh):&#160;recipes.c'],['../db/d3b/recipes_8h.html#aee25e218394217a134e805ea09fb0fe9',1,'free_ivector(int *v, int nl, int nh):&#160;recipes.c']]],
  ['free_5fmatrix',['free_matrix',['../db/de5/recipes_8c.html#a3e0d121b098c19c0bdc2429e5b9f1625',1,'free_matrix(double **m, int nrl, int nrh, int ncl, int nch):&#160;recipes.c'],['../db/d3b/recipes_8h.html#a3e0d121b098c19c0bdc2429e5b9f1625',1,'free_matrix(double **m, int nrl, int nrh, int ncl, int nch):&#160;recipes.c']]],
  ['free_5fvector',['free_vector',['../db/de5/recipes_8c.html#a8214a52d888e820222c0382648329c0c',1,'free_vector(double *v, int nl, int nh):&#160;recipes.c'],['../db/d3b/recipes_8h.html#a8214a52d888e820222c0382648329c0c',1,'free_vector(double *v, int nl, int nh):&#160;recipes.c']]],
  ['freeconnection',['freeConnection',['../df/d74/classlime_1_1ConnectionRegistry.html#a2f3782ae6d14e98f861d1ae54510ac2d',1,'lime::ConnectionRegistry']]],
  ['freeresources',['FreeResources',['../db/d92/LimeSuite_8cc.html#a600901608dd432caf717ac1d4f09c6aa',1,'LimeSuite.cc']]],
  ['frfftviewer',['frFFTviewer',['../db/d2f/classfrFFTviewer.html#a9ec2c6323cf2c88f0d6201328d24caf8',1,'frFFTviewer']]]
];
