{"vcs1":{"timestamp_begin":1711566335.137159826, "rt":0.42, "ut":0.20, "st":0.16}}
{"vcselab":{"timestamp_begin":1711566335.613712254, "rt":0.51, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1711566336.159637118, "rt":0.44, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711566334.655697618}
{"VCS_COMP_START_TIME": 1711566334.655697618}
{"VCS_COMP_END_TIME": 1711566336.661316981}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336996}}
{"stitch_vcselab": {"peak_mem": 222604}}
