0.6
2018.3
Dec  7 2018
00:33:28
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/sim/tb_Murax.v,1727846585,verilog,,,,tb_Murax,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3Decoder.v,1727762028,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3Gpio.v,,Apb3Decoder,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3Gpio.v,1727848813,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3Router.v,,Apb3Gpio,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3Router.v,1727762039,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3UartCtrl.v,,Apb3Router,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Apb3UartCtrl.v,1727867497,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC.v,,Apb3UartCtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC.v,1727761871,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_1.v,,BufferCC,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_1.v,1727761821,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_2.v,,BufferCC_1,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_2.v,1727761759,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_3.v,,BufferCC_2,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/BufferCC_3.v,1727761736,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/FlowCCUnsafeByToggle.v,,BufferCC_3,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/FlowCCUnsafeByToggle.v,1727761810,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/InterruptCtrl.v,,FlowCCUnsafeByToggle,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/InterruptCtrl.v,1727761865,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JtagBridge.v,,InterruptCtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/JtagBridge.v,1727761920,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Murax.v,,JtagBridge,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Murax.v,1728522442,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxApb3Timer.v,,Murax,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxApb3Timer.v,1727849247,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxMasterArbiter.v,,MuraxApb3Timer,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxMasterArbiter.v,1727761887,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxPipelinedMemoryBusRam.v,,MuraxMasterArbiter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/MuraxPipelinedMemoryBusRam.v,1728558395,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/PipelinedMemoryBusToApbBridge.v,,MuraxPipelinedMemoryBusRam,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/PipelinedMemoryBusToApbBridge.v,1727761987,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Prescaler.v,,PipelinedMemoryBusToApbBridge,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Prescaler.v,1727761850,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifo.v,,Prescaler,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifo.v,1727761843,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifoLowLatency.v,,StreamFifo,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifoLowLatency.v,1727761799,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifo_2.v,,StreamFifoLowLatency,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/StreamFifo_2.v,1727761747,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/SystemDebugger.v,,StreamFifo_2,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/SystemDebugger.v,1727761928,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Timer.v,,SystemDebugger,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/Timer.v,1727761858,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrl.v,,Timer,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrl.v,1727761830,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrlRx.v,,UartCtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrlRx.v,1727761786,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrlTx.v,,UartCtrlRx,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/UartCtrlTx.v,1727761775,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/VexRiscv.v,,UartCtrlTx,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/src/VexRiscv.v,1727761902,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/test/test.srcs/sim/tb_Murax.v,,VexRiscv,,,,,,,,
