// Seed: 1255164633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_4 = 0;
  output tri id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = id_4 ? 1 + 1 : id_2 < id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  [id_4 : 1] id_7;
  logic [1 : id_4] id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_8,
      id_3
  );
  wire id_9, id_10;
  wire id_11;
endmodule
