// Seed: 3946793296
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply0 id_5
    , id_35,
    input wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    output tri id_13,
    input wor id_14,
    output wand id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wand id_18,
    input uwire id_19,
    input wor id_20,
    output tri0 id_21,
    output tri1 id_22,
    input wand id_23,
    input tri0 id_24,
    input tri0 id_25
    , id_36,
    input tri0 id_26,
    output wor id_27,
    output tri id_28,
    input tri0 id_29,
    input tri id_30,
    input supply1 id_31,
    input uwire id_32,
    input tri0 id_33
);
  wire id_37;
  assign id_0 = id_17;
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_11 = 32'd55
) (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8
);
  assign id_7 = 1;
  defparam id_10.id_11 = 1; module_0(
      id_3,
      id_7,
      id_1,
      id_8,
      id_7,
      id_1,
      id_5,
      id_7,
      id_2,
      id_5,
      id_2,
      id_8,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_6,
      id_0,
      id_2,
      id_0,
      id_7,
      id_3,
      id_2,
      id_5,
      id_5,
      id_4,
      id_7,
      id_7,
      id_0,
      id_2,
      id_0,
      id_5,
      id_4
  );
  wand id_12;
  assign id_12 = 1;
  wire id_13;
  wire id_14 = id_13;
  assign id_7 = 1;
  tri0 id_15 = id_1;
  wire id_16;
endmodule
