Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_diamond_top glbl -prj diamond.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s diamond -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/AESL_automem_vecIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/AESL_automem_vecOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_diamond_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c1_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c1_memcore_ram
INFO: [VRFC 10-311] analyzing module diamond_c1_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c2_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c2_memcore_ram
INFO: [VRFC 10-311] analyzing module diamond_c2_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_c4_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_c4_memcore_ram
INFO: [VRFC 10-311] analyzing module diamond_c4_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_funcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_funcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_funcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_funcB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_funcC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_funcC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/diamond_funcD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diamond_funcD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/E/HLS/Lab/Lab_B/HLS_Lab_B/dataflow/proj/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.diamond_c1_memcore_ram
Compiling module xil_defaultlib.diamond_c1_memcore
Compiling module xil_defaultlib.diamond_c1(AddressRange=100)
Compiling module xil_defaultlib.diamond_c2_memcore_ram
Compiling module xil_defaultlib.diamond_c2_memcore
Compiling module xil_defaultlib.diamond_c2(AddressRange=100)
Compiling module xil_defaultlib.diamond_c4_memcore_ram
Compiling module xil_defaultlib.diamond_c4_memcore
Compiling module xil_defaultlib.diamond_c4(AddressRange=100)
Compiling module xil_defaultlib.diamond_funcA
Compiling module xil_defaultlib.diamond_funcB
Compiling module xil_defaultlib.diamond_funcC
Compiling module xil_defaultlib.diamond_funcD
Compiling module xil_defaultlib.diamond
Compiling module xil_defaultlib.AESL_automem_vecIn
Compiling module xil_defaultlib.AESL_automem_vecOut
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_diamond_top
Compiling module work.glbl
Built simulation snapshot diamond
