

Implementation tool: Xilinx Vivado v.2018.2
Project:             Rec_Acc
Solution:            solution1
Device target:       xc7a100tcsg324-1
Report date:         Fri Jul 12 10:28:57 CST 2019

#=== Post-Implementation Resource usage ===
SLICE:          157
LUT:            386
FF:             471
DSP:              0
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    40.000
CP achieved post-synthesis:    3.648
CP achieved post-implementation:    4.529
Timing met
