 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:47:13 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.36       0.36 r
  U1078/Y (NBUFFX16_RVT)                   0.17       0.54 r
  U924/Y (XNOR2X2_RVT)                     0.25       0.79 r
  U1428/Y (NAND2X0_RVT)                    0.10       0.89 f
  U1334/Y (OA21X1_RVT)                     0.24       1.13 f
  U1333/Y (OA21X1_RVT)                     0.19       1.31 f
  U1331/Y (OA21X1_RVT)                     0.18       1.50 f
  U1432/Y (OA21X1_RVT)                     0.15       1.65 f
  U1480/Y (OA21X1_RVT)                     0.21       1.86 f
  U1481/Y (INVX4_RVT)                      0.10       1.96 r
  U1228/Y (AO21X1_RVT)                     0.20       2.16 r
  U1227/Y (XNOR2X2_RVT)                    0.22       2.38 f
  U1595/Y (NAND2X0_RVT)                    0.10       2.48 r
  U1600/Y (NAND2X0_RVT)                    0.09       2.57 f
  Delay3_out1_reg[38]/D (DFFX1_RVT)        0.00       2.57 f
  data arrival time                                   2.57

  clock clk (rise edge)                    1.54       1.54
  clock network delay (ideal)              0.00       1.54
  Delay3_out1_reg[38]/CLK (DFFX1_RVT)      0.00       1.54 r
  library setup time                      -0.19       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.22


1
