Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 30 18:30:22 2018
| Host         : nonordon-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vending_machine_control_sets_placed.rpt
| Design       : vending_machine
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           29 |
| No           | No                    | Yes                    |              19 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              54 |           28 |
| Yes          | Yes                   | No                     |             192 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | kypdd/col_reg[3]_0                     | swd/col_reg[0]                         |                1 |              4 |
|  clk_IBUF_BUFG | swd/row_reg[3]                         | swd/row_reg[0]                         |                1 |              4 |
|  clk_IBUF_BUFG | kypdd/col[3]_i_1_n_0                   |                                        |                2 |              8 |
|  clk_IBUF_BUFG | sevsege/load                           | btn_IBUF[4]                            |                6 |             11 |
|  clk_IBUF_BUFG | ledo[15]_i_1_n_0                       | btn_IBUF[4]                            |                6 |             13 |
|  clk_IBUF_BUFG | total[13]_i_1_n_0                      | btn_IBUF[4]                            |                7 |             14 |
|  clk_IBUF_BUFG | displayVal[15]_i_1_n_0                 | btn_IBUF[4]                            |                9 |             16 |
|  clk_IBUF_BUFG |                                        | btn_IBUF[4]                            |                7 |             19 |
|  clk_IBUF_BUFG | kypdd/debouncer3/counter[0]_i_2__6_n_0 | kypdd/debouncer3/counter[0]_i_1__6_n_0 |                6 |             23 |
|  clk_IBUF_BUFG | btnd/debouncer0/counter[0]_i_2_n_0     | btnd/debouncer0/counter[0]_i_1_n_0     |                6 |             23 |
|  clk_IBUF_BUFG | btnd/debouncer1/counter[0]_i_2__0_n_0  | btnd/debouncer1/counter[0]_i_1__0_n_0  |                6 |             23 |
|  clk_IBUF_BUFG | btnd/debouncer2/counter[0]_i_2__1_n_0  | btnd/debouncer2/counter[0]_i_1__1_n_0  |                6 |             23 |
|  clk_IBUF_BUFG | btnd/debouncer3/counter[0]_i_2__2_n_0  | btnd/debouncer3/counter[0]_i_1__2_n_0  |                6 |             23 |
|  clk_IBUF_BUFG | kypdd/debouncer0/counter[0]_i_2__3_n_0 | kypdd/debouncer0/counter[0]_i_1__3_n_0 |                6 |             23 |
|  clk_IBUF_BUFG | kypdd/debouncer1/counter[0]_i_2__4_n_0 | kypdd/debouncer1/counter[0]_i_1__4_n_0 |                6 |             23 |
|  clk_IBUF_BUFG | kypdd/debouncer2/counter[0]_i_2__5_n_0 | kypdd/debouncer2/counter[0]_i_1__5_n_0 |                6 |             23 |
|  clk_IBUF_BUFG |                                        |                                        |               29 |             70 |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     1 |
| 11     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


