==39506== Cachegrind, a cache and branch-prediction profiler
==39506== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39506== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39506== Command: ./sift .
==39506== 
--39506-- warning: L3 cache found, using its data for the LL simulation.
--39506-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39506-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39506== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39506== (see section Limitations in user manual)
==39506== NOTE: further instances of this message will not be shown
==39506== 
==39506== I   refs:      3,167,698,658
==39506== I1  misses:            1,889
==39506== LLi misses:            1,824
==39506== I1  miss rate:          0.00%
==39506== LLi miss rate:          0.00%
==39506== 
==39506== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39506== D1  misses:       29,344,657  ( 13,797,163 rd   +  15,547,494 wr)
==39506== LLd misses:        4,651,945  (  2,550,743 rd   +   2,101,202 wr)
==39506== D1  miss rate:           3.0% (        2.0%     +         5.2%  )
==39506== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39506== 
==39506== LL refs:          29,346,546  ( 13,799,052 rd   +  15,547,494 wr)
==39506== LL misses:         4,653,769  (  2,552,567 rd   +   2,101,202 wr)
==39506== LL miss rate:            0.1% (        0.1%     +         0.7%  )
