(pcb C:\Users\mage\Dropbox\GitHub\blinkyhex\blinkyhex.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2013-07-07 BZR 4022)-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  -10200 -3700  -9000 -6300  -1700 -10500  1100 -10500
            8300 -6300  10200 -3700  10200 4500  8700 6800  1700 10900  -1300 10900
            -8600 6700  -10200 4500  -10200 -3700)
    )
    (via "Via[0-1]_889:635_um" "Via[0-1]_889:0_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component SM0603
      (place R1 5200 -1500 front 90 (PN 10k))
    )
    (component 603_bridge
      (place P1 4600 4800 front 270 (PN "act-a2"))
      (place P2 -4400 4500 front 90 (PN "act-a3"))
      (place P3 2800 -3400 front 270 (PN "act-a1"))
      (place P4 -4800 -4300 front 270 (PN "act-1"))
      (place P5 -5500 500 front 90 (PN "act-0"))
    )
    (component SOIC8_W
      (place IC2 -600 500 front 180 (PN "ATTINY85-S"))
    )
    (component SM0603_Capa
      (place C1 -700 6400 back 0 (PN 0.1uf))
      (place C2 -400 -5400 back 180 (PN 1uf))
    )
    (component ws2812b
      (place IC1 -500 800 back 0 (PN WS2812B))
    )
    (component "pixelstrip-array"
      (place K2 -4500 7600 back 30 (PN A3))
      (place K5 8900 0 back 90 (PN reset+in))
      (place K6 -4400 -7450 back 150 (PN D1))
      (place K1 -8900 0 back 90 (PN D0))
      (place K3 4400 -7100 back 210 (PN A1))
      (place K4 4200 7950 back 330 (PN A2))
    )
  )
  (library
    (image SM0603
      (outline (path signal 127  -1143 635  1143 635))
      (outline (path signal 127  1143 635  1143 -635))
      (outline (path signal 127  1143 -635  -1143 -635))
      (outline (path signal 127  -1143 -635  -1143 635))
      (pin Rect[T]Pad_635x1143_um 1 -762 0)
      (pin Rect[T]Pad_635x1143_um 2 762 0)
    )
    (image 603_bridge
      (pin Rect[T]Pad_600x800_um 1 350 0)
      (pin Rect[T]Pad_600x800_um 2 -350 0)
    )
    (image SOIC8_W
      (outline (path signal 150  -1483.77 -1800  -1499.25 -1897.72  -1544.17 -1985.87  -1614.13 -2055.83
            -1702.28 -2100.75  -1800 -2116.23  -1897.72 -2100.75  -1985.87 -2055.83
            -2055.83 -1985.87  -2100.75 -1897.72  -2116.23 -1800  -2100.75 -1702.28
            -2055.83 -1614.13  -1985.87 -1544.17  -1897.72 -1499.25  -1800 -1483.77
            -1702.28 -1499.25  -1614.13 -1544.17  -1544.17 -1614.13  -1499.25 -1702.28))
      (outline (path signal 150  -2400 -2700  2600 -2700))
      (outline (path signal 150  2600 -2700  2600 2500))
      (outline (path signal 150  2600 2500  -2400 2500))
      (outline (path signal 150  -2400 2500  -2400 -2700))
      (pin Rect[T]Pad_400x2000_um 5 1940 3300)
      (pin Rect[T]Pad_400x2000_um 6 670 3300)
      (pin Rect[T]Pad_400x2000_um 7 -600 3300)
      (pin Rect[T]Pad_400x2000_um 8 -1870 3300)
      (pin Rect[T]Pad_400x2000_um 1 -1870 -3500)
      (pin Rect[T]Pad_400x2000_um 2 -600 -3500)
      (pin Rect[T]Pad_400x2000_um 3 670 -3500)
      (pin Rect[T]Pad_400x2000_um 4 1940 -3500)
    )
    (image SM0603_Capa
      (outline (path signal 119.38  500.38 -650.24  1198.88 -650.24))
      (outline (path signal 119.38  -500.38 -650.24  -1198.88 -650.24))
      (outline (path signal 119.38  500.38 650.24  1198.88 650.24))
      (outline (path signal 119.38  -1198.88 650.24  -500.38 650.24))
      (outline (path signal 119.38  1198.88 635  1198.88 -635))
      (outline (path signal 119.38  -1198.88 -635  -1198.88 635))
      (pin Rect[T]Pad_635x1143_um 1 -762 0)
      (pin Rect[T]Pad_635x1143_um 2 762 0)
    )
    (image ws2812b
      (outline (path signal 150  900 -2500  2500 -800))
      (outline (path signal 150  -2500 -2500  -2500 2500))
      (outline (path signal 150  -2500 2500  2500 2500))
      (outline (path signal 150  2500 2500  2500 -2500))
      (outline (path signal 150  2500 -2500  -2500 -2500))
      (pin Rect[T]Pad_1500x900_um 1 -2450 1850)
      (pin Rect[T]Pad_1500x900_um 2 -2450 -1850)
      (pin Rect[T]Pad_1500x900_um 3 2400 -1850)
      (pin Rect[T]Pad_1500x900_um 4 2400 1850)
    )
    (image "pixelstrip-array"
      (outline (path signal 152.4  -6100 -1270  -6100 1270))
      (outline (path signal 152.4  -6100 1270  6100 1270))
      (outline (path signal 152.4  6100 1270  6100 -1270))
      (outline (path signal 152.4  6100 -1270  -6100 -1270))
      (pin Rect[A]Pad_1524x1524_um 1 -3500 0)
      (pin Round[A]Pad_1524_um 2 0 0)
      (pin Round[A]Pad_1524_um 3 3500 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Rect[T]Pad_400x2000_um
      (shape (rect F.Cu -200 -1000 200 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_600x800_um
      (shape (rect F.Cu -300 -400 300 400))
      (attach off)
    )
    (padstack Rect[T]Pad_635x1143_um
      (shape (rect F.Cu -317.5 -571.5 317.5 571.5))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x900_um
      (shape (rect F.Cu -750 -450 750 450))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:0_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins R1-1 IC2-8 C1-1 C2-1 IC1-2 K2-3 K5-3 K6-3 K1-3 K3-3 K4-3)
    )
    (net 0
      (pins IC2-5 IC1-3 P5-1)
    )
    (net 0+1
      (pins IC1-1 K1-2)
    )
    (net 1
      (pins IC2-6 P4-1 K6-2)
    )
    (net A1
      (pins IC2-7 P3-1 K3-2)
    )
    (net A2
      (pins P1-1 IC2-3 K4-2)
    )
    (net A3
      (pins IC2-2 P2-1 K2-2)
    )
    (net GND
      (pins IC2-4 C1-2 C2-2 IC1-4 K2-1 K5-1 K6-1 K1-1 K3-1 K4-1)
    )
    (net reset
      (pins R1-2 P1-2 IC2-1 P2-2 P3-2 P4-2 P5-2 K5-2)
    )
    (class kicad_default "" 0 0+1 1 A1 A2 A3 reset
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class double +5V GND
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 400)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
