set_max_delay 4.0 -fall -from [get_clocks {core_clk}] -rise_from [get_ports clk1] -fall_from port1 -fall_through [get_ports {clk0}] -to [get_pins flop_Q] -rise_to {clk1 clk2} -ignore_clock_latency -probe -reset_path
