Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  8 10:39:04 2023
| Host         : LAPTOP-07PLPR0K running 64-bit major release  (build 9200)
| Command      : report_methodology -file matmult_top_methodology_drc_routed.rpt -pb matmult_top_methodology_drc_routed.pb -rpx matmult_top_methodology_drc_routed.rpx
| Design       : matmult_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-12  | Warning  | DSP input not registered      | 16         |
| TIMING-18 | Warning  | Missing input or output delay | 41         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-12#1 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[10] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[12] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[14] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#5 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#6 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[4] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#7 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[6] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#8 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_1_reg[8] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#9 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#10 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[1] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#11 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#12 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[3] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#13 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[4] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#14 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[5] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#15 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[6] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#16 Warning
DSP input not registered  
DSP instance mmkernel/reg_state_2_reg[7] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Result_addr[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Result_addr[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Result_addr[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Result_addr[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Result_addr[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Result_addr[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Result_addr[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Result_addr[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Start relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Result[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Result[10] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Result[11] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Result[12] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Result[13] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Result[14] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Result[15] relative to clock(s) Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Result[16] relative to clock(s) Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Result[17] relative to clock(s) Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Result[18] relative to clock(s) Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Result[19] relative to clock(s) Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Result[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Result[20] relative to clock(s) Clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Result[21] relative to clock(s) Clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Result[22] relative to clock(s) Clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Result[23] relative to clock(s) Clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Result[24] relative to clock(s) Clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Result[25] relative to clock(s) Clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Result[26] relative to clock(s) Clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Result[27] relative to clock(s) Clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Result[28] relative to clock(s) Clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Result[29] relative to clock(s) Clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Result[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Result[30] relative to clock(s) Clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Result[31] relative to clock(s) Clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on Result[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on Result[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on Result[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on Result[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on Result[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on Result[8] relative to clock(s) Clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on Result[9] relative to clock(s) Clk
Related violations: <none>


