# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name weights2_m_weights_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V \
    op interface \
    ports { weights2_m_weights_V_address0 { O 8 vector } weights2_m_weights_V_ce0 { O 1 bit } weights2_m_weights_V_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name weights2_m_weights_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_1 \
    op interface \
    ports { weights2_m_weights_V_1_address0 { O 8 vector } weights2_m_weights_V_1_ce0 { O 1 bit } weights2_m_weights_V_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name weights2_m_weights_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_2 \
    op interface \
    ports { weights2_m_weights_V_2_address0 { O 8 vector } weights2_m_weights_V_2_ce0 { O 1 bit } weights2_m_weights_V_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name weights2_m_weights_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_3 \
    op interface \
    ports { weights2_m_weights_V_3_address0 { O 8 vector } weights2_m_weights_V_3_ce0 { O 1 bit } weights2_m_weights_V_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name weights2_m_weights_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_4 \
    op interface \
    ports { weights2_m_weights_V_4_address0 { O 8 vector } weights2_m_weights_V_4_ce0 { O 1 bit } weights2_m_weights_V_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name weights2_m_weights_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_5 \
    op interface \
    ports { weights2_m_weights_V_5_address0 { O 8 vector } weights2_m_weights_V_5_ce0 { O 1 bit } weights2_m_weights_V_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name weights2_m_weights_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_6 \
    op interface \
    ports { weights2_m_weights_V_6_address0 { O 8 vector } weights2_m_weights_V_6_ce0 { O 1 bit } weights2_m_weights_V_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name weights2_m_weights_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_7 \
    op interface \
    ports { weights2_m_weights_V_7_address0 { O 8 vector } weights2_m_weights_V_7_ce0 { O 1 bit } weights2_m_weights_V_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name weights2_m_weights_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_8 \
    op interface \
    ports { weights2_m_weights_V_8_address0 { O 8 vector } weights2_m_weights_V_8_ce0 { O 1 bit } weights2_m_weights_V_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name weights2_m_weights_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_9 \
    op interface \
    ports { weights2_m_weights_V_9_address0 { O 8 vector } weights2_m_weights_V_9_ce0 { O 1 bit } weights2_m_weights_V_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name weights2_m_weights_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_10 \
    op interface \
    ports { weights2_m_weights_V_10_address0 { O 8 vector } weights2_m_weights_V_10_ce0 { O 1 bit } weights2_m_weights_V_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name weights2_m_weights_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_11 \
    op interface \
    ports { weights2_m_weights_V_11_address0 { O 8 vector } weights2_m_weights_V_11_ce0 { O 1 bit } weights2_m_weights_V_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name weights2_m_weights_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_12 \
    op interface \
    ports { weights2_m_weights_V_12_address0 { O 8 vector } weights2_m_weights_V_12_ce0 { O 1 bit } weights2_m_weights_V_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name weights2_m_weights_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_13 \
    op interface \
    ports { weights2_m_weights_V_13_address0 { O 8 vector } weights2_m_weights_V_13_ce0 { O 1 bit } weights2_m_weights_V_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name weights2_m_weights_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_14 \
    op interface \
    ports { weights2_m_weights_V_14_address0 { O 8 vector } weights2_m_weights_V_14_ce0 { O 1 bit } weights2_m_weights_V_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name weights2_m_weights_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights2_m_weights_V_15 \
    op interface \
    ports { weights2_m_weights_V_15_address0 { O 8 vector } weights2_m_weights_V_15_ce0 { O 1 bit } weights2_m_weights_V_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights2_m_weights_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name threshs2_m_threshold_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_15 \
    op interface \
    ports { threshs2_m_threshold_15_address0 { O 3 vector } threshs2_m_threshold_15_ce0 { O 1 bit } threshs2_m_threshold_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name threshs2_m_threshold_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_14 \
    op interface \
    ports { threshs2_m_threshold_14_address0 { O 3 vector } threshs2_m_threshold_14_ce0 { O 1 bit } threshs2_m_threshold_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name threshs2_m_threshold_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_7 \
    op interface \
    ports { threshs2_m_threshold_7_address0 { O 3 vector } threshs2_m_threshold_7_ce0 { O 1 bit } threshs2_m_threshold_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name threshs2_m_threshold_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_6 \
    op interface \
    ports { threshs2_m_threshold_6_address0 { O 3 vector } threshs2_m_threshold_6_ce0 { O 1 bit } threshs2_m_threshold_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name threshs2_m_threshold_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_5 \
    op interface \
    ports { threshs2_m_threshold_5_address0 { O 3 vector } threshs2_m_threshold_5_ce0 { O 1 bit } threshs2_m_threshold_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name threshs2_m_threshold_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_4 \
    op interface \
    ports { threshs2_m_threshold_4_address0 { O 3 vector } threshs2_m_threshold_4_ce0 { O 1 bit } threshs2_m_threshold_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name threshs2_m_threshold_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_3 \
    op interface \
    ports { threshs2_m_threshold_3_address0 { O 3 vector } threshs2_m_threshold_3_ce0 { O 1 bit } threshs2_m_threshold_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name threshs2_m_threshold_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_2 \
    op interface \
    ports { threshs2_m_threshold_2_address0 { O 3 vector } threshs2_m_threshold_2_ce0 { O 1 bit } threshs2_m_threshold_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name threshs2_m_threshold_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_1 \
    op interface \
    ports { threshs2_m_threshold_1_address0 { O 3 vector } threshs2_m_threshold_1_ce0 { O 1 bit } threshs2_m_threshold_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name threshs2_m_threshold \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold \
    op interface \
    ports { threshs2_m_threshold_address0 { O 3 vector } threshs2_m_threshold_ce0 { O 1 bit } threshs2_m_threshold_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name threshs2_m_threshold_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_13 \
    op interface \
    ports { threshs2_m_threshold_13_address0 { O 3 vector } threshs2_m_threshold_13_ce0 { O 1 bit } threshs2_m_threshold_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name threshs2_m_threshold_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_12 \
    op interface \
    ports { threshs2_m_threshold_12_address0 { O 3 vector } threshs2_m_threshold_12_ce0 { O 1 bit } threshs2_m_threshold_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name threshs2_m_threshold_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_11 \
    op interface \
    ports { threshs2_m_threshold_11_address0 { O 3 vector } threshs2_m_threshold_11_ce0 { O 1 bit } threshs2_m_threshold_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name threshs2_m_threshold_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_10 \
    op interface \
    ports { threshs2_m_threshold_10_address0 { O 3 vector } threshs2_m_threshold_10_ce0 { O 1 bit } threshs2_m_threshold_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name threshs2_m_threshold_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_9 \
    op interface \
    ports { threshs2_m_threshold_9_address0 { O 3 vector } threshs2_m_threshold_9_ce0 { O 1 bit } threshs2_m_threshold_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name threshs2_m_threshold_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs2_m_threshold_8 \
    op interface \
    ports { threshs2_m_threshold_8_address0 { O 3 vector } threshs2_m_threshold_8_ce0 { O 1 bit } threshs2_m_threshold_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs2_m_threshold_8'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V \
    op interface \
    ports { in_V_V_dout { I 32 vector } in_V_V_empty_n { I 1 bit } in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V \
    op interface \
    ports { out_V_V_din { O 16 vector } out_V_V_full_n { I 1 bit } out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name tmp_69_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_69_loc \
    op interface \
    ports { tmp_69_loc_dout { I 32 vector } tmp_69_loc_empty_n { I 1 bit } tmp_69_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


