#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13a008480 .scope module, "rx_tb" "rx_tb" 2 4;
 .timescale -9 -9;
v0x13a01a000_0 .var "clk", 0 0;
v0x13a01a090_0 .var "rst", 0 0;
v0x13a01a120_0 .var "rx", 0 0;
v0x13a01a1b0_0 .net "rx_data", 7 0, L_0x13a01a8e0;  1 drivers
v0x13a01a260_0 .net "rx_ready", 0 0, L_0x13a01a4e0;  1 drivers
S_0x13a0085f0 .scope task, "send_byte" "send_byte" 2 60, 2 60 0, S_0x13a008480;
 .timescale -9 -9;
v0x13a0056b0_0 .var "data", 7 0;
v0x13a0185f0_0 .var/i "i", 31 0;
TD_rx_tb.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a01a120_0, 0, 1;
    %delay 104160, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a0185f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13a0185f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13a0056b0_0;
    %load/vec4 v0x13a0185f0_0;
    %part/s 1;
    %store/vec4 v0x13a01a120_0, 0, 1;
    %delay 104160, 0;
    %load/vec4 v0x13a0185f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a0185f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a01a120_0, 0, 1;
    %delay 104160, 0;
    %end;
S_0x13a018690 .scope module, "uut" "rx" 2 12, 3 4 0, S_0x13a008480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
P_0x13a018850 .param/l "BIT_MAX" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x13a018890 .param/l "BPS_MAX" 0 3 11, +C4<00000000000000000001010001011000>;
P_0x13a0188d0 .param/l "DATA" 0 3 17, +C4<00000000000000000000000000000010>;
P_0x13a018910 .param/l "IDLE" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x13a018950 .param/l "START" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x13a018990 .param/l "STOP" 0 3 18, +C4<00000000000000000000000000000011>;
v0x13a018d60_0 .net *"_ivl_0", 31 0, L_0x13a01a330;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a018e20_0 .net *"_ivl_11", 29 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13a018ed0_0 .net/2u *"_ivl_12", 31 0, L_0x1300400e8;  1 drivers
v0x13a018f90_0 .net *"_ivl_14", 0 0, L_0x13a01a760;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a019030_0 .net/2u *"_ivl_16", 7 0, L_0x130040130;  1 drivers
v0x13a019120_0 .net *"_ivl_20", 31 0, L_0x13a01aa30;  1 drivers
L_0x130040178 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13a0191d0_0 .net *"_ivl_23", 5 0, L_0x130040178;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00000000000000000001010001010111>, C4<0>, C4<0>, C4<0>;
v0x13a019280_0 .net/2u *"_ivl_24", 31 0, L_0x1300401c0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a019330_0 .net *"_ivl_3", 29 0, L_0x130040010;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13a019440_0 .net/2u *"_ivl_4", 31 0, L_0x130040058;  1 drivers
v0x13a0194f0_0 .net *"_ivl_8", 31 0, L_0x13a01a640;  1 drivers
v0x13a0195a0_0 .var "bit_cnt", 3 0;
v0x13a019650_0 .var "bit_max", 3 0;
v0x13a019700_0 .var "bps_cnt", 25 0;
v0x13a0197b0_0 .net "clk", 0 0, v0x13a01a000_0;  1 drivers
v0x13a019850_0 .var "end_bit_cnt", 0 0;
v0x13a0198f0_0 .net "end_bps_cnt", 0 0, L_0x13a01ab10;  1 drivers
v0x13a019a80_0 .net "rst", 0 0, v0x13a01a090_0;  1 drivers
v0x13a019b10_0 .net "rx", 0 0, v0x13a01a120_0;  1 drivers
v0x13a019ba0_0 .net "rx_data", 7 0, L_0x13a01a8e0;  alias, 1 drivers
v0x13a019c40_0 .var "rx_r0", 0 0;
v0x13a019ce0_0 .var "rx_r1", 0 0;
v0x13a019d80_0 .net "rx_ready", 0 0, L_0x13a01a4e0;  alias, 1 drivers
v0x13a019e20_0 .var "state", 1 0;
v0x13a019ed0_0 .var "temp_data", 7 0;
E_0x13a018cc0 .event posedge, v0x13a0198f0_0;
E_0x13a018d10/0 .event negedge, v0x13a019a80_0;
E_0x13a018d10/1 .event posedge, v0x13a0197b0_0;
E_0x13a018d10 .event/or E_0x13a018d10/0, E_0x13a018d10/1;
L_0x13a01a330 .concat [ 2 30 0 0], v0x13a019e20_0, L_0x130040010;
L_0x13a01a4e0 .cmp/eq 32, L_0x13a01a330, L_0x130040058;
L_0x13a01a640 .concat [ 2 30 0 0], v0x13a019e20_0, L_0x1300400a0;
L_0x13a01a760 .cmp/eq 32, L_0x13a01a640, L_0x1300400e8;
L_0x13a01a8e0 .functor MUXZ 8, L_0x130040130, v0x13a019ed0_0, L_0x13a01a760, C4<>;
L_0x13a01aa30 .concat [ 26 6 0 0], v0x13a019700_0, L_0x130040178;
L_0x13a01ab10 .cmp/eq 32, L_0x13a01aa30, L_0x1300401c0;
    .scope S_0x13a018690;
T_1 ;
    %wait E_0x13a018d10;
    %load/vec4 v0x13a019a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a019c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a019ce0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13a019b10_0;
    %assign/vec4 v0x13a019c40_0, 0;
    %load/vec4 v0x13a019c40_0;
    %assign/vec4 v0x13a019ce0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13a018690;
T_2 ;
    %wait E_0x13a018d10;
    %load/vec4 v0x13a019a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13a019e20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13a019e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x13a019700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a019c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a019ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13a019ed0_0, 0;
    %load/vec4 v0x13a019b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13a019e20_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13a019650_0, 0, 4;
    %load/vec4 v0x13a019850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13a019e20_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13a0195a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a019850_0, 0, 1;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13a019650_0, 0, 4;
    %load/vec4 v0x13a019850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13a019e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a019850_0, 0, 1;
T_2.11 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13a019650_0, 0, 4;
    %load/vec4 v0x13a019850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13a019e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a019850_0, 0, 1;
T_2.13 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13a018690;
T_3 ;
    %wait E_0x13a018cc0;
    %load/vec4 v0x13a019e20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13a019ce0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x13a0195a0_0;
    %assign/vec4/off/d v0x13a019ed0_0, 4, 5;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13a018690;
T_4 ;
    %wait E_0x13a018d10;
    %load/vec4 v0x13a019a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x13a019700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13a019e20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x13a019700_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x13a019700_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13a019700_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x13a019700_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13a018690;
T_5 ;
    %wait E_0x13a018cc0;
    %load/vec4 v0x13a019a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13a019e20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x13a0195a0_0;
    %pad/u 32;
    %load/vec4 v0x13a019650_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13a019850_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13a0195a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13a0195a0_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13a008480;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13a008480 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a01a000_0, 0, 1;
T_6.0 ;
    %delay 10, 0;
    %load/vec4 v0x13a01a000_0;
    %inv;
    %store/vec4 v0x13a01a000_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x13a008480;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a01a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a01a120_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a01a090_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a01a090_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a01a090_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x13a0056b0_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x13a0085f0;
    %join;
    %delay 100000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x13a0056b0_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x13a0085f0;
    %join;
    %delay 100000, 0;
    %vpi_call 2 56 "$stop" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/rx_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/rx.v";
