// Seed: 1842555132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
  wire id_15 = id_14;
  always @(posedge "") id_6 = 1'b0;
  always @(posedge id_3) begin
    assume #1  (id_6) $display;
  end
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 == 1;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  reg id_3 = 1 ? 1 == id_2 : 1;
  reg id_5;
  reg id_6;
  always @(posedge 1) id_4 = id_4 - 1;
  uwire id_7;
  uwire id_8 = 1;
  reg   id_9;
  uwire id_10;
  assign id_2 = 1'b0;
  wire id_11, id_12;
  supply0 id_13 = 1'b0;
  initial begin
    if (1) id_4 = id_7 + 1;
    id_3 <= id_9;
    id_6 <= id_5;
  end
  assign id_10 = 1 < id_4;
endmodule
