$date
	Sun Apr  3 01:34:43 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_array_testbench $end
$var wire 1 ! q1 $end
$upscope $end
$scope module d_array_testbench $end
$var wire 1 " q2 $end
$upscope $end
$scope module d_array_testbench $end
$var wire 1 # q3 $end
$upscope $end
$scope module d_array_testbench $end
$var wire 1 $ q4 $end
$upscope $end
$scope module d_array_testbench $end
$var wire 1 % q5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0!
0"
0#
0$
0%
#5
1!
#15
0!
1"
#25
1#
0"
#35
0#
1$
#45
1%
0$
#55
0%
#109
