`timescale 1ms/5ns

module abcd_output
(
	input clk,						//ä¸»æ—¶ï¿½æ™¶æŒ¯ä¸»é¢00MHz)
	input rstn,
	input rx_pin_in,
	output ch_a_output, ch_b_output, ch_c_output, ch_d_output
	
);
/****************************/

	wire [7:0] rx_data_out;			//ä¸²å£æ•°æ®å¤„ç†åçš„è¯»å–ï¿	wire [15:0] delay_set_a;		//å„ç«¯å£è¾“å‡ºå»¶ï¿	
	wire [15:0] delay_set_b;
	wire [15:0] delay_set_c;
	wire [15:0] delay_set_d;		
	wire [15:0] duty_cycle;			//è¾“å‡ºä¿¡å·å ç©ºæ—¶é—´
	wire [15:0] sub_clk_feq;
	wire [15:0] sub_clk_scl;
	wire sub_clk;					//æ¬¡çº§æ—¶é’Ÿ
	wire subsub_clk;

	
	rx_module_demo u1				//ä¸²å£æ•°æ®å¤„ç†
	(
		.CLK(clk),
		.RSTn(rstn),
		.RX_Pin_In(rx_pin_in),		//åŸå§‹æ•°æ®è¾“å…¥
		.RX_Data_Out(rx_data_out)	//å¤„ç†åçš„æ•°æ®
	);
	
	
	data_pro u2						//æ§åˆ¶ä¿¡å·ç”Ÿæˆ
	(
		.clk(clk),
		.rstn(rstn),
		.data_in(rx_data_out),		//æ•°æ®è¾“å…¥
		.delay_set_a(delay_set_a),	//å»¶è¿Ÿè®¾å®š
		.delay_set_b(delay_set_b),
		.delay_set_c(delay_set_c),
		.delay_set_d(delay_set_d),
		.duty_cycle(duty_cycle),	//å ç©ºæ—¶é•¿
		.sub_clk_feq(sub_clk_feq),	//æ¬¡çº§æ—¶é’Ÿé¢‘ç‡
		.sub_clk_scl(sub_clk_scl)	//æ¬¡æ¬¡çº§æ—¶é’Ÿé¢‘ï¿	);
	);
	
	/*
	sub_clk_module u3				//æ¬¡çº§æ—¶é’Ÿç”Ÿæˆ
	(
		.clk(clk),
		.sub_clk_feq(sub_clk_feq),
		.sub_clk_scl(sub_clk_scl),
		.sub_clk(sub_clk),
		.subsub_clk(subsub_clk)
	);
	*/
	
	ch_output_module u_a
	(
		.clk(clk),
		.sub_clk_feq(sub_clk_feq),
		.sub_clk_scl(sub_clk_scl),
		.rstn(rstn),
		.delay_set(delay_set_a),
		.duty_cycle(duty_cycle),
		.ch_output(ch_a_output)
	);

	ch_output_module u_b
	(
		.clk(clk),
		.sub_clk_feq(sub_clk_feq),
		.sub_clk_scl(sub_clk_scl),
		.rstn(rstn),
		.delay_set(delay_set_b),
		.duty_cycle(duty_cycle),
		.ch_output(ch_b_output)
	);

	ch_output_module u_c
	(
		.clk(clk),
		.sub_clk_feq(sub_clk_feq),
		.sub_clk_scl(sub_clk_scl),
		.rstn(rstn),
		.delay_set(delay_set_c),
		.duty_cycle(duty_cycle),
		.ch_output(ch_c_output)
	);

	ch_output_module u_d
	(
		.clk(clk),
		.sub_clk_feq(sub_clk_feq),
		.sub_clk_scl(sub_clk_scl),
		.rstn(rstn),
		.delay_set(delay_set_d),
		.duty_cycle(duty_cycle),
		.ch_output(ch_d_output)
	);


/****************************/
endmodule