

================================================================
== Vivado HLS Report for 'StreamingFCLayer_Batch_4'
================================================================
* Date:           Sat Jan 30 15:27:49 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingFCLayer_Batch_4
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.409 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8200|     8200| 82.000 us | 82.000 us |  8200|  8200|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Matrix_Vector_Activa_fu_140  |Matrix_Vector_Activa  |     8197|     8197| 81.970 us | 81.970 us |  8197|  8197|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       56|      0|    2657|   3186|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       56|      0|    2662|   3233|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       20|      0|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Matrix_Vector_Activa_fu_140  |Matrix_Vector_Activa  |       56|      0|  2657|  3186|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       56|      0|  2657|  3186|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_Matrix_Vector_Activa_fu_140_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |in0_V_V_TREADY_int      |   9|          2|    1|          2|
    |weights_V_V_TREADY_int  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  45|          9|    3|          9|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activa_fu_140_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  5|   0|    5|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_4 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_4 | return value |
|in0_V_V_TDATA       |  in |   32|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TVALID      |  in |    1|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TREADY      | out |    1|     axis     |          in0_V_V         |    pointer   |
|weights_V_V_TDATA   |  in |  128|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TVALID  |  in |    1|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TREADY  | out |    1|     axis     |        weights_V_V       |    pointer   |
|out_V_V_TDATA       | out |   16|     axis     |          out_V_V         |    pointer   |
|out_V_V_TVALID      | out |    1|     axis     |          out_V_V         |    pointer   |
|out_V_V_TREADY      |  in |    1|     axis     |          out_V_V         |    pointer   |
+--------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 5 [2/2] (1.76ns)   --->   "call fastcc void @Matrix_Vector_Activa(i32* %in0_V_V, i16* %out_V_V, i128* %weights_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:40]   --->   Operation 5 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 6 [1/2] (6.61ns)   --->   "call fastcc void @Matrix_Vector_Activa(i32* %in0_V_V, i16* %out_V_V, i128* %weights_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:40]   --->   Operation 6 'call' <Predicate = true> <Delay = 6.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in0_V_V), !map !122"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %weights_V_V), !map !126"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_V_V), !map !130"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @StreamingFCLayer_Bat) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:31]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:32]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:35]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %weights_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:36]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_4_r20yx0xx/top_StreamingFCLayer_Batch_4.cpp:42]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ threshs_m_thresholds_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln40          (call         ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln0  (spectopmodule) [ 00000]
specinterface_ln31 (specinterface) [ 00000]
specinterface_ln32 (specinterface) [ 00000]
specinterface_ln35 (specinterface) [ 00000]
specinterface_ln36 (specinterface) [ 00000]
ret_ln42           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshs_m_thresholds_55">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshs_m_thresholds_54">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshs_m_thresholds_49">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshs_m_thresholds_48">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshs_m_thresholds_47">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshs_m_thresholds_46">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshs_m_thresholds_45">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshs_m_thresholds_44">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshs_m_thresholds_43">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshs_m_thresholds_42">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="threshs_m_thresholds_53">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshs_m_thresholds_52">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshs_m_thresholds_51">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threshs_m_thresholds_50">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="threshs_m_thresholds_41">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="threshs_m_thresholds_40">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="threshs_m_thresholds_35">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="threshs_m_thresholds_34">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="threshs_m_thresholds_33">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="threshs_m_thresholds_32">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="threshs_m_thresholds_31">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="threshs_m_thresholds_30">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="threshs_m_thresholds_29">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="threshs_m_thresholds_28">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="threshs_m_thresholds_39">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="threshs_m_thresholds_38">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="threshs_m_thresholds_37">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="threshs_m_thresholds_36">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="threshs_m_thresholds_27">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="threshs_m_thresholds_26">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="threshs_m_thresholds_21">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="threshs_m_thresholds_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="threshs_m_thresholds_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="threshs_m_thresholds_18">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="threshs_m_thresholds_17">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="threshs_m_thresholds_16">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="threshs_m_thresholds_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="threshs_m_thresholds_14">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="threshs_m_thresholds_25">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="threshs_m_thresholds_24">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="threshs_m_thresholds_23">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="threshs_m_thresholds_22">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="threshs_m_thresholds_13">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="threshs_m_thresholds_12">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="threshs_m_thresholds_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="threshs_m_thresholds_6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="threshs_m_thresholds_5">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="threshs_m_thresholds_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="threshs_m_thresholds_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="threshs_m_thresholds_2">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="threshs_m_thresholds_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="threshs_m_thresholds">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="threshs_m_thresholds_11">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="threshs_m_thresholds_10">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="threshs_m_thresholds_9">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="threshs_m_thresholds_8">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activa"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingFCLayer_Bat"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="grp_Matrix_Vector_Activa_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="0" index="3" bw="128" slack="0"/>
<pin id="145" dir="0" index="4" bw="16" slack="0"/>
<pin id="146" dir="0" index="5" bw="16" slack="0"/>
<pin id="147" dir="0" index="6" bw="16" slack="0"/>
<pin id="148" dir="0" index="7" bw="16" slack="0"/>
<pin id="149" dir="0" index="8" bw="16" slack="0"/>
<pin id="150" dir="0" index="9" bw="16" slack="0"/>
<pin id="151" dir="0" index="10" bw="16" slack="0"/>
<pin id="152" dir="0" index="11" bw="16" slack="0"/>
<pin id="153" dir="0" index="12" bw="16" slack="0"/>
<pin id="154" dir="0" index="13" bw="16" slack="0"/>
<pin id="155" dir="0" index="14" bw="16" slack="0"/>
<pin id="156" dir="0" index="15" bw="16" slack="0"/>
<pin id="157" dir="0" index="16" bw="16" slack="0"/>
<pin id="158" dir="0" index="17" bw="16" slack="0"/>
<pin id="159" dir="0" index="18" bw="16" slack="0"/>
<pin id="160" dir="0" index="19" bw="16" slack="0"/>
<pin id="161" dir="0" index="20" bw="16" slack="0"/>
<pin id="162" dir="0" index="21" bw="16" slack="0"/>
<pin id="163" dir="0" index="22" bw="16" slack="0"/>
<pin id="164" dir="0" index="23" bw="16" slack="0"/>
<pin id="165" dir="0" index="24" bw="16" slack="0"/>
<pin id="166" dir="0" index="25" bw="16" slack="0"/>
<pin id="167" dir="0" index="26" bw="16" slack="0"/>
<pin id="168" dir="0" index="27" bw="16" slack="0"/>
<pin id="169" dir="0" index="28" bw="16" slack="0"/>
<pin id="170" dir="0" index="29" bw="16" slack="0"/>
<pin id="171" dir="0" index="30" bw="16" slack="0"/>
<pin id="172" dir="0" index="31" bw="16" slack="0"/>
<pin id="173" dir="0" index="32" bw="16" slack="0"/>
<pin id="174" dir="0" index="33" bw="16" slack="0"/>
<pin id="175" dir="0" index="34" bw="16" slack="0"/>
<pin id="176" dir="0" index="35" bw="16" slack="0"/>
<pin id="177" dir="0" index="36" bw="16" slack="0"/>
<pin id="178" dir="0" index="37" bw="16" slack="0"/>
<pin id="179" dir="0" index="38" bw="16" slack="0"/>
<pin id="180" dir="0" index="39" bw="16" slack="0"/>
<pin id="181" dir="0" index="40" bw="16" slack="0"/>
<pin id="182" dir="0" index="41" bw="16" slack="0"/>
<pin id="183" dir="0" index="42" bw="16" slack="0"/>
<pin id="184" dir="0" index="43" bw="16" slack="0"/>
<pin id="185" dir="0" index="44" bw="16" slack="0"/>
<pin id="186" dir="0" index="45" bw="16" slack="0"/>
<pin id="187" dir="0" index="46" bw="16" slack="0"/>
<pin id="188" dir="0" index="47" bw="16" slack="0"/>
<pin id="189" dir="0" index="48" bw="16" slack="0"/>
<pin id="190" dir="0" index="49" bw="16" slack="0"/>
<pin id="191" dir="0" index="50" bw="16" slack="0"/>
<pin id="192" dir="0" index="51" bw="16" slack="0"/>
<pin id="193" dir="0" index="52" bw="16" slack="0"/>
<pin id="194" dir="0" index="53" bw="16" slack="0"/>
<pin id="195" dir="0" index="54" bw="16" slack="0"/>
<pin id="196" dir="0" index="55" bw="16" slack="0"/>
<pin id="197" dir="0" index="56" bw="16" slack="0"/>
<pin id="198" dir="0" index="57" bw="16" slack="0"/>
<pin id="199" dir="0" index="58" bw="16" slack="0"/>
<pin id="200" dir="0" index="59" bw="16" slack="0"/>
<pin id="201" dir="1" index="60" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="202"><net_src comp="118" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="140" pin=10"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="140" pin=11"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="140" pin=12"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="140" pin=13"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="140" pin=14"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="140" pin=15"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="140" pin=16"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="140" pin=17"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="140" pin=18"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="140" pin=19"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="140" pin=20"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="140" pin=21"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="140" pin=22"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="140" pin=23"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="140" pin=24"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="140" pin=25"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="140" pin=26"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="140" pin=27"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="140" pin=28"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="140" pin=29"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="140" pin=30"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="140" pin=31"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="140" pin=32"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="140" pin=33"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="140" pin=34"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="140" pin=35"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="140" pin=36"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="140" pin=37"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="140" pin=38"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="140" pin=39"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="140" pin=40"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="140" pin=41"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="140" pin=42"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="140" pin=43"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="140" pin=44"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="140" pin=45"/></net>

<net id="248"><net_src comp="90" pin="0"/><net_sink comp="140" pin=46"/></net>

<net id="249"><net_src comp="92" pin="0"/><net_sink comp="140" pin=47"/></net>

<net id="250"><net_src comp="94" pin="0"/><net_sink comp="140" pin=48"/></net>

<net id="251"><net_src comp="96" pin="0"/><net_sink comp="140" pin=49"/></net>

<net id="252"><net_src comp="98" pin="0"/><net_sink comp="140" pin=50"/></net>

<net id="253"><net_src comp="100" pin="0"/><net_sink comp="140" pin=51"/></net>

<net id="254"><net_src comp="102" pin="0"/><net_sink comp="140" pin=52"/></net>

<net id="255"><net_src comp="104" pin="0"/><net_sink comp="140" pin=53"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="140" pin=54"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="140" pin=55"/></net>

<net id="258"><net_src comp="110" pin="0"/><net_sink comp="140" pin=56"/></net>

<net id="259"><net_src comp="112" pin="0"/><net_sink comp="140" pin=57"/></net>

<net id="260"><net_src comp="114" pin="0"/><net_sink comp="140" pin=58"/></net>

<net id="261"><net_src comp="116" pin="0"/><net_sink comp="140" pin=59"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {2 3 }
 - Input state : 
	Port: StreamingFCLayer_Batch_4 : in0_V_V | {2 3 }
	Port: StreamingFCLayer_Batch_4 : weights_V_V | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_55 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_54 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_49 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_48 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_47 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_46 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_45 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_44 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_43 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_42 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_53 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_52 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_51 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_50 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_41 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_40 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_35 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_34 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_33 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_32 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_31 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_30 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_29 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_28 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_39 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_38 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_37 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_36 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_27 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_26 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_21 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_20 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_19 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_18 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_17 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_16 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_15 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_14 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_25 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_24 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_23 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_22 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_13 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_12 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_7 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_6 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_5 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_4 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_3 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_2 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_1 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_11 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_10 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_9 | {2 3 }
	Port: StreamingFCLayer_Batch_4 : threshs_m_thresholds_8 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activa_fu_140 |    0    |  99.064 |   3050  |   3523  |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    0    |  99.064 |   3050  |   3523  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|  threshs_m_thresholds |    1   |    0   |    0   |
| threshs_m_thresholds_1|    1   |    0   |    0   |
|threshs_m_thresholds_10|    1   |    0   |    0   |
|threshs_m_thresholds_11|    1   |    0   |    0   |
|threshs_m_thresholds_12|    1   |    0   |    0   |
|threshs_m_thresholds_13|    1   |    0   |    0   |
|threshs_m_thresholds_14|    1   |    0   |    0   |
|threshs_m_thresholds_15|    1   |    0   |    0   |
|threshs_m_thresholds_16|    1   |    0   |    0   |
|threshs_m_thresholds_17|    1   |    0   |    0   |
|threshs_m_thresholds_18|    1   |    0   |    0   |
|threshs_m_thresholds_19|    1   |    0   |    0   |
| threshs_m_thresholds_2|    1   |    0   |    0   |
|threshs_m_thresholds_20|    1   |    0   |    0   |
|threshs_m_thresholds_21|    1   |    0   |    0   |
|threshs_m_thresholds_22|    1   |    0   |    0   |
|threshs_m_thresholds_23|    1   |    0   |    0   |
|threshs_m_thresholds_24|    1   |    0   |    0   |
|threshs_m_thresholds_25|    1   |    0   |    0   |
|threshs_m_thresholds_26|    1   |    0   |    0   |
|threshs_m_thresholds_27|    1   |    0   |    0   |
|threshs_m_thresholds_28|    1   |    0   |    0   |
|threshs_m_thresholds_29|    1   |    0   |    0   |
| threshs_m_thresholds_3|    1   |    0   |    0   |
|threshs_m_thresholds_30|    1   |    0   |    0   |
|threshs_m_thresholds_31|    1   |    0   |    0   |
|threshs_m_thresholds_32|    1   |    0   |    0   |
|threshs_m_thresholds_33|    1   |    0   |    0   |
|threshs_m_thresholds_34|    1   |    0   |    0   |
|threshs_m_thresholds_35|    1   |    0   |    0   |
|threshs_m_thresholds_36|    1   |    0   |    0   |
|threshs_m_thresholds_37|    1   |    0   |    0   |
|threshs_m_thresholds_38|    1   |    0   |    0   |
|threshs_m_thresholds_39|    1   |    0   |    0   |
| threshs_m_thresholds_4|    1   |    0   |    0   |
|threshs_m_thresholds_40|    1   |    0   |    0   |
|threshs_m_thresholds_41|    1   |    0   |    0   |
|threshs_m_thresholds_42|    1   |    0   |    0   |
|threshs_m_thresholds_43|    1   |    0   |    0   |
|threshs_m_thresholds_44|    1   |    0   |    0   |
|threshs_m_thresholds_45|    1   |    0   |    0   |
|threshs_m_thresholds_46|    1   |    0   |    0   |
|threshs_m_thresholds_47|    1   |    0   |    0   |
|threshs_m_thresholds_48|    1   |    0   |    0   |
|threshs_m_thresholds_49|    1   |    0   |    0   |
| threshs_m_thresholds_5|    1   |    0   |    0   |
|threshs_m_thresholds_50|    1   |    0   |    0   |
|threshs_m_thresholds_51|    1   |    0   |    0   |
|threshs_m_thresholds_52|    1   |    0   |    0   |
|threshs_m_thresholds_53|    1   |    0   |    0   |
|threshs_m_thresholds_54|    1   |    0   |    0   |
|threshs_m_thresholds_55|    1   |    0   |    0   |
| threshs_m_thresholds_6|    1   |    0   |    0   |
| threshs_m_thresholds_7|    1   |    0   |    0   |
| threshs_m_thresholds_8|    1   |    0   |    0   |
| threshs_m_thresholds_9|    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |   56   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   99   |  3050  |  3523  |
|   Memory  |   56   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   56   |    0   |   99   |  3050  |  3523  |
+-----------+--------+--------+--------+--------+--------+
