<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r22625 - haiku/trunk/src/add-ons/kernel/busses/usb
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-October/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22625%20-%20haiku/trunk/src/add-ons/kernel/busses/usb&In-Reply-To=%3C200710201631.l9KGVIB5011921%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004352.html">
   <LINK REL="Next"  HREF="004354.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r22625 - haiku/trunk/src/add-ons/kernel/busses/usb</H1>
    <B>sbenedetto at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22625%20-%20haiku/trunk/src/add-ons/kernel/busses/usb&In-Reply-To=%3C200710201631.l9KGVIB5011921%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r22625 - haiku/trunk/src/add-ons/kernel/busses/usb">sbenedetto at mail.berlios.de
       </A><BR>
    <I>Sat Oct 20 18:31:18 CEST 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="004352.html">[Haiku-commits] r22624 - haiku/trunk/src/add-ons/kernel/busses/usb
</A></li>
        <LI>Next message: <A HREF="004354.html">[Haiku-commits] r22626 - haiku/trunk/src/preferences/time
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4353">[ date ]</a>
              <a href="thread.html#4353">[ thread ]</a>
              <a href="subject.html#4353">[ subject ]</a>
              <a href="author.html#4353">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: sbenedetto
Date: 2007-10-20 18:31:15 +0200 (Sat, 20 Oct 2007)
New Revision: 22625
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=22625&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=22625&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h
   haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h
Log:
* Rewrote part of the constructor: most of the code is ported from FreeBSD
* Usual clean up


Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp	2007-10-20 12:11:16 UTC (rev 22624)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci.cpp	2007-10-20 16:31:15 UTC (rev 22625)
@@ -11,7 +11,6 @@
 #include &lt;PCI.h&gt;
 #include &lt;USB3.h&gt;
 #include &lt;KernelExport.h&gt;
-#include &lt;stdlib.h&gt;
 
 #include &quot;ohci.h&quot;
 
@@ -46,7 +45,7 @@
 
 
 module_info *modules[] = {
-	(module_info *) &amp;ohci_module,
+	(module_info *)&amp;ohci_module,
 	NULL
 };
 
@@ -71,95 +70,82 @@
 		fDummyControl(0),
 		fDummyBulk(0),
 		fDummyIsochronous(0),
-		fRootHub(0),
+		fRootHub(NULL),
 		fRootHubAddress(0),
 		fNumPorts(0)
 {
-	int i;
-	TRACE((&quot;usb_ohci: constructing new BusManager\n&quot;));
-	
+	if (!fInitOK) {
+		TRACE_ERROR((&quot;usb_ohci: bus manager failed to init\n&quot;));
+		return;
+	}
+
+	TRACE((&quot;usb_ohci: constructing new OHCI Host Controller Driver\n&quot;));
 	fInitOK = false;
-	
-	fInterruptEndpoints = new(std::nothrow) uint32[OHCI_NUMBER_OF_INTERRUPTS];
-	for(i = 0; i &lt; OHCI_NUMBER_OF_INTERRUPTS; i++) //Clear the interrupt list
-		fInterruptEndpoints[i] = 0;
 
-	// enable busmaster and memory mapped access 
-	uint16 cmd = sPCIModule-&gt;read_pci_config(fPCIInfo-&gt;bus, fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_command, 2);
-	cmd &amp;= ~PCI_command_io;
-	cmd |= PCI_command_master | PCI_command_memory;
-	sPCIModule-&gt;write_pci_config(fPCIInfo-&gt;bus, fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_command, 2, cmd );
+	// enable busmaster and memory mapped access
+	uint16 command = sPCIModule-&gt;read_pci_config(fPCIInfo-&gt;bus,
+		fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_command, 2);
+	command &amp;= ~PCI_command_io;
+	command |= PCI_command_master | PCI_command_memory;
 
-	//
-	// 5.1.1.2 map the registers
-	//
-	addr_t registeroffset = sPCIModule-&gt;read_pci_config(info-&gt;bus,
-		info-&gt;device, info-&gt;function, PCI_base_registers, 4);
-	registeroffset &amp;= PCI_address_memory_32_mask;	
-	TRACE((&quot;OHCI: iospace offset: %lx\n&quot; , registeroffset));
-	fRegisterArea = map_physical_memory(&quot;OHCI base registers&quot;, (void *)registeroffset,
-		B_PAGE_SIZE, B_ANY_KERNEL_BLOCK_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA | B_READ_AREA | B_WRITE_AREA, (void **)&amp;fRegisterBase);
+	sPCIModule-&gt;write_pci_config(fPCIInfo-&gt;bus, fPCIInfo-&gt;device,
+		fPCIInfo-&gt;function, PCI_command, 2, command);
+
+	// map the registers
+	uint32 offset = sPCIModule-&gt;read_pci_config(fPCIInfo-&gt;bus,
+		fPCIInfo-&gt;device, fPCIInfo-&gt;function, PCI_base_registers, 4);
+	offset &amp;= PCI_address_memory_32_mask;
+	TRACE((&quot;usb_ohci: iospace offset: %lx\n&quot;, offset));
+	fRegisterArea = map_physical_memory(&quot;OHCI memory mapped registers&quot;,
+		(void *)offset,	B_PAGE_SIZE, B_ANY_KERNEL_BLOCK_ADDRESS,
+		B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA | B_READ_AREA | B_WRITE_AREA,
+		(void **)&amp;fOperationalRegisters);
 	if (fRegisterArea &lt; B_OK) {
-		TRACE((&quot;usb_ohci: error mapping the registers\n&quot;));
+		TRACE_ERROR((&quot;usb_ohci: failed to map register memory\n&quot;));
 		return;
 	}
-	
-	//	Get the revision of the controller
-	uint32 rev = ReadReg(OHCI_REVISION) &amp; 0xff;
-	
-	//	Check the revision of the controller. The revision should be 10xh
-	TRACE((&quot; OHCI: Version %ld.%ld%s\n&quot;, OHCI_REV_HI(rev), OHCI_REV_LO(rev),OHCI_REV_LEGACY(rev) ? &quot;, legacy support&quot; : &quot;&quot;));
-	if (OHCI_REV_HI(rev) != 1 || OHCI_REV_LO(rev) != 0) {
-		TRACE((&quot;usb_ohci: Unsupported OHCI revision of the ohci device\n&quot;));
+
+	TRACE((&quot;usb_ohci: mapped operational registers: 0x%08lx\n&quot;,
+		*fOperationalRegisters));
+
+	// Check the revision of the controller, which should be 10h
+	uint32 revision = ReadReg(OHCI_REVISION) &amp; 0xff;
+	TRACE((&quot;usb_ohci: version %ld.%ld%s\n&quot;, OHCI_REVISION_HIGH(revision),
+		OHCI_REVISION_LOW(revision), OHCI_REVISION_LEGACY(revision) 
+		? &quot;, legacy support&quot; : &quot;&quot;));
+	if (OHCI_REVISION_HIGH(revision) != 1 || OHCI_REVISION_LOW(revision) != 0) {
+		TRACE_ERROR((&quot;usb_ohci: unsupported OHCI revision\n&quot;));
 		return;
 	}
-	
+
 	// Set up the Host Controller Communications Area
-	void *hcca_phy;
-	fHccaArea = fStack-&gt;AllocateArea((void**)&amp;fHcca, &amp;hcca_phy,
-										B_PAGE_SIZE, &quot;OHCI HCCA&quot;);
+	void *hccaPhysicalAddress;
+	fHccaArea = fStack-&gt;AllocateArea((void **)&amp;fHcca, &amp;hccaPhysicalAddress,
+		2048, &quot;USB OHCI Host Controller Communication Area&quot;);
+
 	if (fHccaArea &lt; B_OK) {
-		TRACE((&quot;usb_ohci: Error allocating HCCA block\n&quot;));
+		TRACE((&quot;usb_ohci: unable to create the HCCA block area\n&quot;));
 		return;
 	}
+
 	memset((void*)fHcca, 0, sizeof(ohci_hcca));
 
-	//
-	// 5.1.1.3 Take control of the host controller
-	//
-	if (ReadReg(OHCI_CONTROL) &amp; OHCI_IR) {
-		TRACE((&quot;usb_ohci: SMM is in control of the host controller\n&quot;));
-		WriteReg(OHCI_COMMAND_STATUS, OHCI_OCR);
-		for (int i = 0; i &lt; 100 &amp;&amp; (ReadReg(OHCI_CONTROL) &amp; OHCI_IR); i++)
-			snooze(1000);
-		if (ReadReg(OHCI_CONTROL) &amp; OHCI_IR)
-			TRACE((&quot;usb_ohci: SMM doesn't respond... continueing anyway...\n&quot;));
-	} else if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_RESET)) {
-		TRACE((&quot;usb_ohci: BIOS is in control of the host controller\n&quot;));
-		if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_OPERATIONAL)) {
-			WriteReg(OHCI_CONTROL, OHCI_HCFS_RESUME);
-			snooze(USB_DELAY_BUS_RESET);
-		}
-	} else if (ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_RESET) //Only if no BIOS/SMM control
-		snooze(USB_DELAY_BUS_RESET);
-
-	//	
-	// 5.1.1.4 Set Up Host controller
-	//
+	// Set Up Host controller
 	// Dummy endpoints
-	fDummyControl = AllocateEndpoint();
+	fDummyControl = _AllocateEndpoint();
 	if (!fDummyControl)
 		return;
-	fDummyBulk = AllocateEndpoint();
+	fDummyBulk = _AllocateEndpoint();
 	if (!fDummyBulk)
 		return;
-	fDummyIsochronous = AllocateEndpoint();
+	fDummyIsochronous = _AllocateEndpoint();
 	if (!fDummyIsochronous)
 		return;
-	//Create the interrupt tree
-	//Algorhythm kindly borrowed from NetBSD code
-	for(i = 0; i &lt; OHCI_NO_EDS; i++) {
-		fInterruptEndpoints[i] = AllocateEndpoint();
+
+	// Create the interrupt tree
+	// Algorithm kindly borrowed from NetBSD code
+	for( uint32 i = 0; i &lt; OHCI_NUMBER_OF_INTERRUPTS; i++) {
+		fInterruptEndpoints[i] = _AllocateEndpoint();
 		if (!fInterruptEndpoints[i])
 			return;
 		if (i != 0)
@@ -167,57 +153,102 @@
 		else
 			fInterruptEndpoints[i]-&gt;SetNext(fDummyIsochronous);
 	}
-	for (i = 0; i &lt; OHCI_NUMBER_OF_INTERRUPTS; i++)
+
+	for (uint32 i = 0; i &lt; OHCI_NUMBER_OF_INTERRUPTS; i++)
 		fHcca-&gt;hcca_interrupt_table[revbits[i]] =
-			fInterruptEndpoints[OHCI_NO_EDS-OHCI_NUMBER_OF_INTERRUPTS+i]-&gt;physicaladdress;
+			fInterruptEndpoints[OHCI_NO_EDS-OHCI_NUMBER_OF_INTERRUPTS+i]-&gt;physical_address;
 	
-	//Go to the hardware part of the initialisation
-	uint32 frameinterval = ReadReg(OHCI_FM_INTERVAL);
-	
-	WriteReg(OHCI_COMMAND_STATUS, OHCI_HCR);
-	for (i = 0; i &lt; 10; i++){
-		snooze(10);				//Should be okay in one run: 10 microseconds for reset
-		if (!(ReadReg(OHCI_COMMAND_STATUS) &amp; OHCI_HCR))
+
+	// Determine in what context we are running (Kindly copied from FreeBSD)
+	uint32 control = ReadReg(OHCI_CONTROL);
+	if (control &amp; OHCI_INTERRUPT_ROUTING) {
+		TRACE((&quot;usb_ohci: SMM is in control of the host controller\n&quot;));
+		WriteReg(OHCI_COMMAND_STATUS, OHCI_OWNERSHIP_CHANGE_REQUEST);
+		for (uint32 i = 0; i &lt; 100 	&amp;&amp; (control &amp; OHCI_INTERRUPT_ROUTING); i++) {
+			snooze(1000);
+			control = ReadReg(OHCI_CONTROL);
+		}
+		if (!(control &amp; OHCI_INTERRUPT_ROUTING)) {
+			TRACE((&quot;usb_ohci: SMM does not respond. Resetting...\n&quot;));
+			WriteReg(OHCI_CONTROL, OHCI_HC_FUNCTIONAL_STATE_RESET);
+			snooze(USB_DELAY_BUS_RESET);
+		}
+	} else if ((control &amp; OHCI_HC_FUNCTIONAL_STATE_MASK)
+		!= OHCI_HC_FUNCTIONAL_STATE_RESET) {
+		TRACE((&quot;usb_ohci: BIOS is in control of the host controller\n&quot;));
+		if ((control &amp; OHCI_HC_FUNCTIONAL_STATE_MASK)
+			!= OHCI_HC_FUNCTIONAL_STATE_OPERATIONAL) {
+			WriteReg(OHCI_CONTROL, OHCI_HC_FUNCTIONAL_STATE_OPERATIONAL);
+			// TOFIX: shorter delay
+			snooze(USB_DELAY_BUS_RESET);
+		}
+	}
+
+	// This reset should not be necessary according to the OHCI spec, but
+	// without it some controllers do not start.
+	WriteReg(OHCI_CONTROL, OHCI_HC_FUNCTIONAL_STATE_RESET);
+	snooze(USB_DELAY_BUS_RESET);
+
+	// We now own the host controller and the bus has been reset
+	uint32 frameInterval = ReadReg(OHCI_FRAME_INTERVAL);
+	uint32 intervalValue = OHCI_GET_INTERVAL_VALUE(frameInterval);
+	WriteReg(OHCI_COMMAND_STATUS, OHCI_HOST_CONTROLLER_RESET);
+
+	for (uint32 i = 0; i &lt; 10; i++) {
+		snooze(10);
+		if (!(ReadReg(OHCI_COMMAND_STATUS) &amp; OHCI_HOST_CONTROLLER_RESET))
 			break;
 	}
-	if (ReadReg(OHCI_COMMAND_STATUS) &amp; OHCI_HCR) {
-		TRACE((&quot;usb_ohci: Error resetting the host controller\n&quot;));
+
+	if (ReadReg(OHCI_COMMAND_STATUS) &amp; OHCI_HOST_CONTROLLER_RESET) {
+		TRACE_ERROR((&quot;usb_ohci: Error resetting the host controller (timeout)\n&quot;));
 		return;
 	}
-	
-	WriteReg(OHCI_FM_INTERVAL, frameinterval);
-	//We now have 2 ms to finish the following sequence. 
-	//TODO: maybe add spinlock protection???
-	
-	WriteReg(OHCI_CONTROL_HEAD_ED, (uint32)fDummyControl-&gt;physicaladdress);
-	WriteReg(OHCI_BULK_HEAD_ED, (uint32)fDummyBulk-&gt;physicaladdress);
-	WriteReg(OHCI_HCCA, (uint32)hcca_phy);
-	
-	WriteReg(OHCI_INTERRUPT_DISABLE, OHCI_ALL_INTRS);
-	WriteReg(OHCI_INTERRUPT_ENABLE, OHCI_NORMAL_INTRS);
-	
-	//
-	// 5.1.1.5 Begin Sending SOFs
-	//
-	uint32 control = ReadReg(OHCI_CONTROL);
-	control &amp;= ~(OHCI_CBSR_MASK | OHCI_LES | OHCI_HCFS_MASK | OHCI_IR);
-	control |= OHCI_PLE | OHCI_IE | OHCI_CLE | OHCI_BLE |
-		OHCI_RATIO_1_4 | OHCI_HCFS_OPERATIONAL;
+
+	// The controller is now in SUSPEND state, we have 2ms to finish
+	// TODO: maybe add spinlock protection???
+	// Set up host controller register
+	WriteReg(OHCI_HCCA, (uint32)hccaPhysicalAddress);
+	WriteReg(OHCI_CONTROL_HEAD_ED, (uint32)fDummyControl-&gt;physical_address);
+	WriteReg(OHCI_BULK_HEAD_ED, (uint32)fDummyBulk-&gt;physical_address);
+	// Disable all interrupts and then switch on all desired interrupts
+	WriteReg(OHCI_INTERRUPT_DISABLE, OHCI_ALL_INTERRUPTS);
+	WriteReg(OHCI_INTERRUPT_ENABLE, OHCI_NORMAL_INTERRUPTS
+		| OHCI_MASTER_INTERRUPT_ENABLE);
+	// Switch on desired functional features
+	control = ReadReg(OHCI_CONTROL);
+	control &amp;= ~(OHCI_CONTROL_BULK_SERVICE_RATIO_MASK | OHCI_ENABLE_LIST
+		| OHCI_HC_FUNCTIONAL_STATE_MASK | OHCI_INTERRUPT_ROUTING);
+	control |= OHCI_ENABLE_LIST | OHCI_CONTROL_BULK_RATIO_1_4
+		| OHCI_HC_FUNCTIONAL_STATE_OPERATIONAL;
+	// And finally start the controller
 	WriteReg(OHCI_CONTROL, control);
 	
-	//The controller is now operational, end of 2ms block.
-	uint32 interval = OHCI_GET_IVAL(frameinterval);
-	WriteReg(OHCI_PERIODIC_START, OHCI_PERIODIC(interval));
+	// The controller is now OPERATIONAL.
+	frameInterval = (ReadReg(OHCI_FRAME_INTERVAL) &amp; OHCI_FRAME_INTERVAL_TOGGLE)
+		^ OHCI_FRAME_INTERVAL_TOGGLE;
+	frameInterval |= OHCI_FSMPS(intervalValue) | intervalValue;
+	WriteReg(OHCI_FRAME_INTERVAL, frameInterval);
+	// 90% periodic
+	uint32 periodic = OHCI_PERIODIC(intervalValue);
+	WriteReg(OHCI_PERIODIC_START, periodic);
 	
-	//Work on some Roothub settings
+	// Fiddle the No Over Current Protection bit to avoid chip bug
 	uint32 desca = ReadReg(OHCI_RH_DESCRIPTOR_A);
-	WriteReg(OHCI_RH_DESCRIPTOR_A, desca | OHCI_NOCP); //FreeBSD source does this to avoid a chip bug
-	//Enable power
-	WriteReg(OHCI_RH_STATUS, OHCI_LPSC);
-	snooze(5000); //Wait for power to stabilize (5ms)
+	WriteReg(OHCI_RH_DESCRIPTOR_A, desca | OHCI_RH_NO_OVER_CURRENT_PROTECTION);
+	WriteReg(OHCI_RH_STATUS, OHCI_RH_LOCAL_POWER_STATUS_CHANGE);
+	snooze(OHCI_ENABLE_POWER_DELAY);
 	WriteReg(OHCI_RH_DESCRIPTOR_A, desca);
-	snooze(5000); //Delay required by the AMD756 because else the # of ports might be misread
-	
+
+	// The AMD756 requires a delay before re-reading the register,
+	// otherwise it will occasionally report 0 ports.
+	uint32 numberOfPorts = 0;
+	for (uint32 i = 0; i &lt; 10 &amp;&amp; numberOfPorts == 0; i++) {
+		snooze(OHCI_READ_DESC_DELAY);
+		uint32 descriptor = ReadReg(OHCI_RH_DESCRIPTOR_A);
+		numberOfPorts = OHCI_RH_GET_PORT_COUNT(descriptor);
+	}
+
 	fInitOK = true;
 }
 
@@ -229,35 +260,35 @@
 	if (fRegisterArea &gt; 0)
 		delete_area(fRegisterArea);
 	if (fDummyControl)
-		FreeEndpoint(fDummyControl);
+		_FreeEndpoint(fDummyControl);
 	if (fDummyBulk)
-		FreeEndpoint(fDummyBulk);
+		_FreeEndpoint(fDummyBulk);
 	if (fDummyIsochronous)
-		FreeEndpoint(fDummyIsochronous);
+		_FreeEndpoint(fDummyIsochronous);
 	if (fRootHub)
 		delete fRootHub;
 	for (int i = 0; i &lt; OHCI_NO_EDS; i++)
 		if (fInterruptEndpoints[i])
-			FreeEndpoint(fInterruptEndpoints[i]);
+			_FreeEndpoint(fInterruptEndpoints[i]);
 }
 
 
 status_t
 OHCI::Start()
 {
-	TRACE((&quot;OHCI::%s()\n&quot;, __FUNCTION__));
+	TRACE((&quot;usb_ohci::%s()\n&quot;, __FUNCTION__));
 	if (InitCheck())
 		return B_ERROR;
 	
-	if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HCFS_OPERATIONAL)) {
+	if (!(ReadReg(OHCI_CONTROL) &amp; OHCI_HC_FUNCTIONAL_STATE_OPERATIONAL)) {
 		TRACE((&quot;usb_ohci::Start(): Controller not started. TODO: find out what happens.\n&quot;));
 		return B_ERROR;
 	}
 	
 	fRootHubAddress = AllocateAddress();
-	fNumPorts = OHCI_GET_PORT_COUNT(ReadReg(OHCI_RH_DESCRIPTOR_A));
+	fNumPorts = OHCI_RH_GET_PORT_COUNT(ReadReg(OHCI_RH_DESCRIPTOR_A));
 	
-	fRootHub = new(std::nothrow) OHCIRootHub(this, fRootHubAddress);
+	fRootHub = new(std::nothrow) OHCIRootHub(RootObject(), fRootHubAddress);
 	if (!fRootHub) {
 		TRACE_ERROR((&quot;usb_ohci::Start(): no memory to allocate root hub\n&quot;));
 		return B_NO_MEMORY;
@@ -275,13 +306,11 @@
 
 
 status_t
-OHCI::SubmitTransfer(Transfer *t)
+OHCI::SubmitTransfer(Transfer *transfer)
 {
-	TRACE((&quot;usb OHCI::SubmitTransfer: called for device %d\n&quot;, t-&gt;TransferPipe()-&gt;DeviceAddress()));
+	if (transfer-&gt;TransferPipe()-&gt;DeviceAddress() == fRootHubAddress)
+		return fRootHub-&gt;ProcessTransfer(this, transfer);
 
-	if (t-&gt;TransferPipe()-&gt;DeviceAddress() == fRootHubAddress)
-		return fRootHub-&gt;ProcessTransfer(t, this);
-
 	return B_ERROR;
 }
 
@@ -289,13 +318,13 @@
 status_t
 OHCI::NotifyPipeChange(Pipe *pipe, usb_change change)
 {
-	TRACE((&quot;OHCI::%s(%p, %d)\n&quot;, __FUNCTION__, pipe, (int)change));
+	TRACE((&quot;usb_ohci::%s(%p, %d)\n&quot;, __FUNCTION__, pipe, (int)change));
 	if (InitCheck())
 		return B_ERROR;
 
 	switch (change) {
 	case USB_CHANGE_CREATED:
-		return InsertEndpointForPipe(pipe);
+		return _InsertEndpointForPipe(pipe);
 	case USB_CHANGE_DESTROYED:
 		// Do something
 		return B_ERROR;
@@ -386,42 +415,42 @@
 status_t
 OHCI::GetPortStatus(uint8 index, usb_port_status *status)
 {
-	TRACE((&quot;OHCI::%s(%ud, )\n&quot;, __FUNCTION__, index));
+	TRACE((&quot;usb_ohci::%s(%ud, )\n&quot;, __FUNCTION__, index));
 	if (index &gt;= fNumPorts)
 		return B_BAD_INDEX;
 	
 	status-&gt;status = status-&gt;change = 0;
 	uint32 portStatus = ReadReg(OHCI_RH_PORT_STATUS(index));
 	
-	TRACE((&quot;OHCIRootHub::GetPortStatus: Port %i Value 0x%lx\n&quot;, OHCI_RH_PORT_STATUS(index), portStatus));
+	TRACE((&quot;usb_ohci: RootHub::GetPortStatus: Port %i Value 0x%lx\n&quot;, OHCI_RH_PORT_STATUS(index), portStatus));
 	
 	// status
-	if (portStatus &amp; OHCI_PORTSTATUS_CCS)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_CCS)
 		status-&gt;status |= PORT_STATUS_CONNECTION;
-	if (portStatus &amp; OHCI_PORTSTATUS_PES)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PES)
 		status-&gt;status |= PORT_STATUS_ENABLE;
-	if (portStatus &amp; OHCI_PORTSTATUS_PRS)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PRS)
 		status-&gt;status |= PORT_STATUS_RESET;
-	if (portStatus &amp; OHCI_PORTSTATUS_LSDA)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_LSDA)
 		status-&gt;status |= PORT_STATUS_LOW_SPEED;
-	if (portStatus &amp; OHCI_PORTSTATUS_PSS)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PSS)
 		status-&gt;status |= PORT_STATUS_SUSPEND;
-	if (portStatus &amp; OHCI_PORTSTATUS_POCI)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_POCI)
 		status-&gt;status |= PORT_STATUS_OVER_CURRENT;
-	if (portStatus &amp; OHCI_PORTSTATUS_PPS)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PPS)
 		status-&gt;status |= PORT_STATUS_POWER;
 	
 	
 	// change
-	if (portStatus &amp; OHCI_PORTSTATUS_CSC)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_CSC)
 		status-&gt;change |= PORT_STATUS_CONNECTION;
-	if (portStatus &amp; OHCI_PORTSTATUS_PESC)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PESC)
 		status-&gt;change |= PORT_STATUS_ENABLE;
-	if (portStatus &amp; OHCI_PORTSTATUS_PSSC)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PSSC)
 		status-&gt;change |= PORT_STATUS_SUSPEND;
-	if (portStatus &amp; OHCI_PORTSTATUS_OCIC)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_OCIC)
 		status-&gt;change |= PORT_STATUS_OVER_CURRENT;
-	if (portStatus &amp; OHCI_PORTSTATUS_PRSC)
+	if (portStatus &amp; OHCI_RH_PORTSTATUS_PRSC)
 		status-&gt;change |= PORT_STATUS_RESET;
 	
 	return B_OK;
@@ -437,11 +466,11 @@
 	
 	switch (feature) {
 		case PORT_RESET:
-			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_PORTSTATUS_PRS);
+			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_RH_PORTSTATUS_PRS);
 			return B_OK;
 		
 		case PORT_POWER:
-			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_PORTSTATUS_PPS);
+			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_RH_PORTSTATUS_PPS);
 			return B_OK;
 	}
 	
@@ -458,11 +487,11 @@
 	
 	switch (feature) {
 		case C_PORT_RESET:
-			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_PORTSTATUS_CSC);
+			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_RH_PORTSTATUS_CSC);
 			return B_OK;
 		
 		case C_PORT_CONNECTION:
-			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_PORTSTATUS_CSC);
+			WriteReg(OHCI_RH_PORT_STATUS(index), OHCI_RH_PORTSTATUS_CSC);
 			return B_OK;
 	}
 	
@@ -471,7 +500,7 @@
 
 
 Endpoint *
-OHCI::AllocateEndpoint()
+OHCI::_AllocateEndpoint()
 {
 	TRACE((&quot;OHCI::%s()\n&quot;, __FUNCTION__));
 	//Allocate memory chunk
@@ -481,7 +510,7 @@
 		TRACE((&quot;OHCI::AllocateEndpoint(): Error Allocating Endpoint\n&quot;));
 		return 0;
 	}
-	endpoint-&gt;physicaladdress = (addr_t)phy;
+	endpoint-&gt;physical_address = (addr_t)phy;
 	
 	//Initialize the physical part
 	memset((void *)endpoint-&gt;ed, 0, sizeof(ohci_endpoint_descriptor));
@@ -490,23 +519,23 @@
 	//Add a NULL list by creating one TransferDescriptor
 	TransferDescriptor *trans = new(std::nothrow) TransferDescriptor;
 	endpoint-&gt;head = endpoint-&gt;tail = trans;
-	endpoint-&gt;ed-&gt;head_pointer = endpoint-&gt;ed-&gt;tail_pointer = trans-&gt;physicaladdress; 
+	endpoint-&gt;ed-&gt;head_pointer = endpoint-&gt;ed-&gt;tail_pointer = trans-&gt;physical_address; 
 	
 	return endpoint;
 }
 
 
 void
-OHCI::FreeEndpoint(Endpoint *end)
+OHCI::_FreeEndpoint(Endpoint *end)
 {
 	TRACE((&quot;OHCI::%s(%p)\n&quot;, __FUNCTION__, end));
-	fStack-&gt;FreeChunk((void *)end-&gt;ed, (void *) end-&gt;physicaladdress, sizeof(ohci_endpoint_descriptor));
+	fStack-&gt;FreeChunk((void *)end-&gt;ed, (void *) end-&gt;physical_address, sizeof(ohci_endpoint_descriptor));
 	delete end;
 }
 
 
 TransferDescriptor *
-OHCI::AllocateTransfer()
+OHCI::_AllocateTransfer()
 {
 	TRACE((&quot;OHCI::%s()\n&quot;, __FUNCTION__));
 	TransferDescriptor *transfer = new TransferDescriptor;
@@ -515,30 +544,30 @@
 		TRACE((&quot;OHCI::AllocateTransfer(): Error Allocating Transfer\n&quot;));
 		return 0;
 	}
-	transfer-&gt;physicaladdress = (addr_t)phy;
+	transfer-&gt;physical_address = (addr_t)phy;
 	memset((void *)transfer-&gt;td, 0, sizeof(ohci_general_transfer_descriptor));
 	return transfer;
 }	
 
 
 void
-OHCI::FreeTransfer(TransferDescriptor *trans)
+OHCI::_FreeTransfer(TransferDescriptor *trans)
 {
 	TRACE((&quot;OHCI::%s(%p)\n&quot;, __FUNCTION__, trans));
-	fStack-&gt;FreeChunk((void *)trans-&gt;td, (void *) trans-&gt;physicaladdress, sizeof(ohci_general_transfer_descriptor));
+	fStack-&gt;FreeChunk((void *)trans-&gt;td, (void *) trans-&gt;physical_address, sizeof(ohci_general_transfer_descriptor));
 	delete trans;
 }
 
 
 status_t
-OHCI::InsertEndpointForPipe(Pipe *p)
+OHCI::_InsertEndpointForPipe(Pipe *p)
 {
 	TRACE((&quot;OHCI: Inserting Endpoint for device %u function %u\n&quot;, p-&gt;DeviceAddress(), p-&gt;EndpointAddress()));
 
 	if (InitCheck())
 		return B_ERROR;
 	
-	Endpoint *endpoint = AllocateEndpoint();
+	Endpoint *endpoint = _AllocateEndpoint();
 	if (!endpoint)
 		return B_NO_MEMORY;
 	
@@ -602,7 +631,7 @@
 	else if (p-&gt;Type() &amp; USB_OBJECT_ISO_PIPE)
 		listhead = fDummyIsochronous;
 	else {
-		FreeEndpoint(endpoint);
+		_FreeEndpoint(endpoint);
 		return B_ERROR;
 	}
 
@@ -623,19 +652,17 @@
 }
 
 
-void
+inline void
 OHCI::WriteReg(uint32 reg, uint32 value)
 {
-	TRACE((&quot;OHCI::%s(%lu, %lu)\n&quot;, __FUNCTION__, reg, value));
-	*(volatile uint32 *)(fRegisterBase + reg) = value;
+	*(volatile uint32 *)(fOperationalRegisters + reg) = value;
 }
 
 
-uint32
+inline uint32
 OHCI::ReadReg(uint32 reg)
 {
-	TRACE((&quot;OHCI::%s(%lu)\n&quot;, __FUNCTION__, reg));
-	return *(volatile uint32 *)(fRegisterBase + reg);
+	return *(volatile uint32 *)(fOperationalRegisters + reg);
 }
 
 

Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h	2007-10-20 12:11:16 UTC (rev 22624)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci.h	2007-10-20 16:31:15 UTC (rev 22625)
@@ -53,7 +53,7 @@
 
 struct Endpoint
 {
-	addr_t						physicaladdress;//Point to the physical address
+	addr_t						physical_address;//Point to the physical address
 	ohci_endpoint_descriptor	*ed;			//Logical 'endpoint'
 	Endpoint					*next;			//Pointer to the 'next' endpoint
 	TransferDescriptor			*head, *tail;	//Pointers to the 'head' and 'tail' transfer descriptors
@@ -64,17 +64,17 @@
 		if (end == 0)
 			ed-&gt;next_endpoint = 0;
 		else
-			ed-&gt;next_endpoint = end-&gt;physicaladdress;
+			ed-&gt;next_endpoint = end-&gt;physical_address;
 	}; 
 	
 	//Constructor (or better: initialiser)
-	Endpoint() : physicaladdress(0), ed(0), next(0), head(0), tail(0) {};
+	Endpoint() : physical_address(0), ed(0), next(0), head(0), tail(0) {};
 };
 
 
 struct TransferDescriptor
 {
-	addr_t						physicaladdress;
+	addr_t						physical_address;
 	ohci_general_transfer_descriptor	*td;
 };
 
@@ -110,7 +110,7 @@
 		// Global
 static	pci_module_info				*sPCIModule;
 
-		uint32						*fRegisterBase;
+		uint32						*fOperationalRegisters;
 		pci_info 					*fPCIInfo;
 		Stack						*fStack;
 
@@ -120,17 +120,18 @@
 		area_id						fHccaArea;
 		struct ohci_hcca			*fHcca;	
 		Endpoint					*fInterruptEndpoints[OHCI_NO_EDS];
+
 		// Dummy endpoints
 		Endpoint					*fDummyControl;
 		Endpoint					*fDummyBulk;
 		Endpoint					*fDummyIsochronous;
 		// functions
-		Endpoint					*AllocateEndpoint(); 
-		void						FreeEndpoint(Endpoint *end);
-		TransferDescriptor			*AllocateTransfer();
-		void						FreeTransfer(TransferDescriptor *trans);
+		Endpoint					*_AllocateEndpoint(); 
+		void						_FreeEndpoint(Endpoint *end);
+		TransferDescriptor			*_AllocateTransfer();
+		void						_FreeTransfer(TransferDescriptor *trans);
 
-		status_t					InsertEndpointForPipe(Pipe *p);
+		status_t					_InsertEndpointForPipe(Pipe *p);
 
 		// Root Hub
 		OHCIRootHub 				*fRootHub;

Modified: haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h	2007-10-20 12:11:16 UTC (rev 22624)
+++ haiku/trunk/src/add-ons/kernel/busses/usb/ohci_hardware.h	2007-10-20 16:31:15 UTC (rev 22625)
@@ -181,7 +181,7 @@
 #define	OHCI_RH_NO_POWER_SWITCHING					0x0200
 #define	OHCI_RH_DEVICE_TYPE							0x0400
 #define	OHCI_RH_OVER_CURRENT_PROTECTION_MODE		0x0800
-#define	OHCI_RH_NO_OVER_CURRENT_PROTECTION_MODE		0x1000
+#define	OHCI_RH_NO_OVER_CURRENT_PROTECTION			0x1000
 #define	OHCI_RH_GET_POWER_ON_TO_POWER_GOOD_TIME(s)	((s) &gt;&gt; 24)
 
 // --------------------------------
@@ -221,22 +221,36 @@
 #define	OHCI_RH_PORTSTATUS_PRSC		0x00100000		 // Port Reset Status Change
 
 // --------------------------------
-//	????
+//	Enable List
 // --------------------------------
 
-#define	OHCI_LES					(OHCI_PLE | OHCI_IE | OHCI_CLE | OHCI_BLE)
+#define	OHCI_ENABLE_LIST		(OHCI_PERIODIC_LIST_ENABLE \
+								| OHCI_ISOCHRONOUS_ENABLE \
+								| OHCI_CONTROL_LIST_ENABLE \
+								| OHCI_BULK_LIST_ENABLE)
 
 // --------------------------------
 //	All interupts
 // --------------------------------
 
-#define	OHCI_ALL_INTRS				(OHCI_SO | OHCI_WDH | OHCI_SF | OHCI_RD | OHCI_UE | OHCI_FNO | OHCI_RHSC | OHCI_OC)
+#define	OHCI_ALL_INTERRUPTS		(OHCI_SCHEDULING_OVERRUN \
+								| OHCI_WRITEBACK_DONE_HEAD \
+								| OHCI_START_OF_FRAME \
+								| OHCI_RESUME_DETECTED \
+								| OHCI_UNRECOVERABLE_ERROR \
+								| OHCI_FRAME_NUMBER_OVERFLOW \
+								| OHCI_ROOT_HUB_STATUS_CHANGE \
+								| OHCI_OWNERSHIP_CHANGE)
 
 // --------------------------------
 //	All normal interupts
 // --------------------------------	
 					
-#define	OHCI_NORMAL_INTRS			(OHCI_SO | OHCI_WDH | OHCI_RD | OHCI_UE | OHCI_RHSC)
+#define	OHCI_NORMAL_INTERRUPTS		(OHCI_SCHEDULING_OVERRUN \
+									| OHCI_WRITEBACK_DONE_HEAD \
+									| OHCI_RESUME_DETECTED \
+									| OHCI_UNRECOVERABLE_ERROR \
+									| OHCI_ROOT_HUB_STATUS_CHANGE)
 
 // --------------------------------
 //	FSMPS
@@ -397,7 +411,7 @@
 //	certain registers.
 // --------------------------------
 
-#define	OHCI_ENABLE_POWER_DELAY			5
-#define	OHCI_READ_DESC_DELAY			5
+#define	OHCI_ENABLE_POWER_DELAY			5000
+#define	OHCI_READ_DESC_DELAY			5000
 
 #endif // OHCI_HARD_H 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004352.html">[Haiku-commits] r22624 - haiku/trunk/src/add-ons/kernel/busses/usb
</A></li>
	<LI>Next message: <A HREF="004354.html">[Haiku-commits] r22626 - haiku/trunk/src/preferences/time
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4353">[ date ]</a>
              <a href="thread.html#4353">[ thread ]</a>
              <a href="subject.html#4353">[ subject ]</a>
              <a href="author.html#4353">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
