library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity EjerSumador_tb is end EjerSumador_tb; -- las entidades son vacias

architecture behavior of EjerSumador_tb is
component SumadorCompleto
	port (a_in: in std_logic;
			b_in: in std_logic;
			clock: in std_logic;
			carry_in: in std_logic;
			suma: out std_logic;
			carry_out: out std_logic);
	end SumadorCompleto;
		
		--imputs:
		signal a_in: std_logic:='0';
		signal b_in: std_logic:='0';
		signal clock: std_logic:='0';
		signal carry_in: std_logic:='0';
		--outputs:
		signal suma: std_logic;
		signal carry_out: std_logic;
		
	BEGIN
		uut: SumadorCompleto port map (a_in => a_in,
												b_in => b_in,			
												clock => clock,
												carry_in => carry_in,	
												suma => suma,
												carry_out => carry_out);
	
	
end architecture behavioral;
