// Seed: 283746966
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd36,
    parameter id_4  = 32'd6
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13[id_13(-1'h0) : id_4],
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input logic [7:0] _id_13;
  module_0 modCall_1 ();
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout tri0 id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  output tri id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_7 = 'd0;
endmodule
