// Seed: 3893521521
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply1 id_3;
  wire id_4 = id_2;
  wire id_5;
  integer id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17;
  wor  id_18;
  module_0 modCall_1 (
      id_4,
      id_17
  );
  assign id_1  = 1;
  assign id_17 = id_6;
  wire id_19;
  assign id_9[1 : 1'h0] = 1'b0;
  always @(negedge id_15 or posedge 1) cover (id_18);
  wire id_20 = id_7;
  wire id_21;
endmodule
