yosys
read_verilog uart.v
hierarchy
synth
opt
show
