Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:37:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_double_div9_control_sets_placed.rpt
| Design       : operator_double_div9
| Device       : xc7k160t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1154 |          167 |
| Yes          | No                    | No                     |             728 |          105 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |                                    Enable Signal                                   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|  ap_clk      | grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/grp_lut_div9_chunk_fu_142_ap_ready | ap_rst                        |                1 |              8 |
|  ap_clk      | grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/E[0]                               |                               |                1 |              8 |
|  ap_clk      | ap_CS_fsm_state11                                                                  | xf_V_7_reg_427[53]            |                1 |             10 |
|  ap_clk      | grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ce0   |                               |                2 |             12 |
|  ap_clk      | ap_CS_fsm_state3                                                                   | shift_V_4_reg_386[10]_i_1_n_0 |                3 |             16 |
|  ap_clk      | ap_CS_fsm_state2                                                                   | shift_V_3_reg_381             |                5 |             22 |
|  ap_clk      | ap_CS_fsm_state3                                                                   |                               |                5 |             30 |
|  ap_clk      | ap_CS_fsm_state11                                                                  |                               |               10 |            104 |
|  ap_clk      | r_V_reg_4170                                                                       |                               |               15 |            104 |
|  ap_clk      | ap_CS_fsm_state12                                                                  |                               |               15 |            114 |
|  ap_clk      | grp_int_57_div9_fu_74/ap_NS_fsm127_out                                             |                               |               19 |            114 |
|  ap_clk      | r_V_1_reg_4220                                                                     |                               |               17 |            114 |
|  ap_clk      | ap_NS_fsm1                                                                         |                               |               21 |            128 |
|  ap_clk      |                                                                                    |                               |               25 |            134 |
|  ap_clk      |                                                                                    | ap_rst                        |              167 |           1154 |
+--------------+------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+


