// Seed: 1536773156
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  wire \id_2 ;
  wire id_3;
  assign module_3.id_0 = 0;
  wire id_4;
endmodule
module module_1 (
    input wire id_0
);
  always begin : LABEL_0
    begin : LABEL_0
      id_2 <= 1;
    end
  end
  wire id_3, id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (id_4);
  wor id_7 = id_6;
  always wait (-1) $display(id_5);
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_3 (
    input supply1 id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
