<stg><name>C_IO_L2_in_1_x0</name>


<trans_list>

<trans id="685" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln3251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="2" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln3251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="2" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="3" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
<literal name="or_ln3251" val="0"/>
</and_exp><and_exp><literal name="tmp_591" val="1"/>
<literal name="or_ln3251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
<literal name="or_ln3251" val="1"/>
</and_exp><and_exp><literal name="tmp_591" val="1"/>
<literal name="or_ln3251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="9" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="43" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="44" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln3251" val="0"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln3251" val="0"/>
<literal name="tmp_590" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="45" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln3251" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln3251" val="1"/>
<literal name="tmp_590" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="46" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="49" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="51" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="85" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="86" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="120" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_1_x0106, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_2_x019, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_1_x018, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_1_x0106, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_2_x019, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_1_x018, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_28"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_27"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln3241 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3241"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln3242 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3242"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_27_addr = getelementptr i256 %data_split_V_27, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_27_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_27_addr_1 = getelementptr i256 %data_split_V_27, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_27_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_split_V_28_addr = getelementptr i256 %data_split_V_28, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_28_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_split_V_28_addr_1 = getelementptr i256 %data_split_V_28, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_28_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln3251 = br void

]]></Node>
<StgValue><ssdm name="br_ln3251"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten151 = phi i5 0, void, i5 %add_ln890_175, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten151"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1273, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_14 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_14"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_175 = add i5 %indvar_flatten151, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_175"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten151, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_1_C_IO_L2_in_1_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890344 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890344"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln3251 = select i1 %icmp_ln890344, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln3251"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln3251 = or i1 %icmp_ln890344, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln3251"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln3251 = xor i1 %icmp_ln890344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3251"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln3251 = and i1 %arb_14, i1 %xor_ln3251

]]></Node>
<StgValue><ssdm name="and_ln3251"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln3252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_116

]]></Node>
<StgValue><ssdm name="specloopname_ln3252"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln3251, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln3256 = br i1 %and_ln3251, void %.preheader16.preheader, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln3256"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln3251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0 %br_ln3258 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln3258"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln3251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln3331 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln3331"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1 %data_split_V_addr_295 = getelementptr i256 %data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_addr_295"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln3414 = br void

]]></Node>
<StgValue><ssdm name="br_ln3414"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader16:0 %c3_52 = phi i4 %c3_54, void %.loopexit1216, i4 1, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="c3_52"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader16:1 %tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_52, i32 3

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:2 %br_ln3258 = br i1 %tmp_591, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3258"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_12 = zext i4 %c3_52

]]></Node>
<StgValue><ssdm name="zext_ln886_12"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_12 = icmp_ugt  i6 %zext_ln886_12, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_12"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln3260 = br i1 %icmp_ln886_12, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3260"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln3263 = icmp_eq  i4 %c3_52, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln3263"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln3263 = br i1 %icmp_ln3263, void %.preheader13.preheader, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln3263"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
<literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln890 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_591" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
<literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0 %br_ln3273 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln3273"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
</and_exp><and_exp><literal name="tmp_591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln3297 = br i1 %or_ln3251, void %.loopexit1220, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln3297"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
<literal name="or_ln3251" val="1"/>
</and_exp><and_exp><literal name="tmp_591" val="1"/>
<literal name="or_ln3251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:0 %br_ln3305 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln3305"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_38 = phi i4 %add_ln691_1280, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_38"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1280 = add i4 %c4_V_38, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1280"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:2 %icmp_ln890_1251 = icmp_eq  i4 %c4_V_38, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1251"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4 %br_ln3278 = br i1 %icmp_ln890_1251, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3278"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln3278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67

]]></Node>
<StgValue><ssdm name="specloopname_ln3278"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln3280 = br void

]]></Node>
<StgValue><ssdm name="br_ln3280"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0 %c4_V_37 = phi i4 %add_ln691_1278, void, i4 0, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="c4_V_37"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1 %add_ln691_1278 = add i4 %c4_V_37, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1278"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="4">
<![CDATA[
.preheader14:2 %trunc_ln3273 = trunc i4 %c4_V_37

]]></Node>
<StgValue><ssdm name="trunc_ln3273"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader14:3 %tmp_808_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln3273, i4 0

]]></Node>
<StgValue><ssdm name="tmp_808_cast"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:4 %icmp_ln890_1250 = icmp_eq  i4 %c4_V_37, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1250"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:6 %br_ln3264 = br i1 %icmp_ln890_1250, void %.split47, void %.loopexit1216.loopexit429

]]></Node>
<StgValue><ssdm name="br_ln3264"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln3264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65

]]></Node>
<StgValue><ssdm name="specloopname_ln3264"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln3266 = br void

]]></Node>
<StgValue><ssdm name="br_ln3266"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit429:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_54 = add i4 %c3_52, i4 1

]]></Node>
<StgValue><ssdm name="c3_54"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3263" val="1"/>
<literal name="icmp_ln890_1250" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3263" val="0"/>
<literal name="icmp_ln890_1251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_86 = phi i5 %add_ln691_1281, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_86"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1281 = add i5 %c5_V_86, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1281"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1261 = icmp_eq  i5 %c5_V_86, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1261"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3280 = br i1 %icmp_ln890_1261, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln3280"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln3280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_352

]]></Node>
<StgValue><ssdm name="specloopname_ln3280"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_601 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_2_x019, i512 %tmp_601

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_85 = phi i5 %add_ln691_1279, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_85"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1279 = add i5 %c5_V_85, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1279"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln3273 = zext i5 %c5_V_85

]]></Node>
<StgValue><ssdm name="zext_ln3273"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln3273 = add i7 %tmp_808_cast, i7 %zext_ln3273

]]></Node>
<StgValue><ssdm name="add_ln3273"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln3273_1 = zext i7 %add_ln3273

]]></Node>
<StgValue><ssdm name="zext_ln3273_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln3273_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1260 = icmp_eq  i5 %c5_V_85, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1260"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln3266 = br i1 %icmp_ln890_1260, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln3266"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln3266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93

]]></Node>
<StgValue><ssdm name="specloopname_ln3266"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_600 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln3273 = store i512 %tmp_600, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3273"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader11.preheader:0 %indvar_flatten67 = phi i17 %add_ln3298, void %.preheader11, i17 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten67"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader11.preheader:1 %indvar_flatten37 = phi i11 %select_ln890_204, void %.preheader11, i11 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader11.preheader:2 %indvar_flatten = phi i10 %select_ln890_203, void %.preheader11, i10 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader11.preheader:3 %c6_V_116 = phi i6 %select_ln890_202, void %.preheader11, i6 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_116"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11.preheader:4 %c7_V_90 = phi i4 %add_ln691_1272, void %.preheader11, i4 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_90"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader11.preheader:5 %add_ln3298 = add i17 %indvar_flatten67, i17 1

]]></Node>
<StgValue><ssdm name="add_ln3298"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6">
<![CDATA[
.preheader11.preheader:6 %empty = trunc i6 %c6_V_116

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader11.preheader:7 %icmp_ln3298 = icmp_eq  i17 %indvar_flatten67, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln3298"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:8 %br_ln3298 = br i1 %icmp_ln3298, void %.preheader11, void %.loopexit1220.loopexit428

]]></Node>
<StgValue><ssdm name="br_ln3298"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader11:2 %icmp_ln890_1255 = icmp_eq  i11 %indvar_flatten37, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1255"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:3 %xor_ln3298 = xor i1 %icmp_ln890_1255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3298"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:4 %icmp_ln890_1256 = icmp_eq  i4 %c7_V_90, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1256"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:5 %and_ln3298 = and i1 %icmp_ln890_1256, i1 %xor_ln3298

]]></Node>
<StgValue><ssdm name="and_ln3298"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:6 %icmp_ln890_1257 = icmp_eq  i10 %indvar_flatten, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1257"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:7 %and_ln3298_1 = and i1 %icmp_ln890_1257, i1 %xor_ln3298

]]></Node>
<StgValue><ssdm name="and_ln3298_1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:9 %or_ln3304 = or i1 %and_ln3298_1, i1 %icmp_ln890_1255

]]></Node>
<StgValue><ssdm name="or_ln3304"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:10 %select_ln3304 = select i1 %or_ln3304, i6 0, i6 %c6_V_116

]]></Node>
<StgValue><ssdm name="select_ln3304"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:11 %xor_ln3304_1 = xor i1 %or_ln3304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3304_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:12 %and_ln3304_1 = and i1 %empty, i1 %xor_ln3304_1

]]></Node>
<StgValue><ssdm name="and_ln3304_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:13 %xor_ln3304 = xor i1 %icmp_ln890_1257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3304"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:14 %or_ln3304_1 = or i1 %icmp_ln890_1255, i1 %xor_ln3304

]]></Node>
<StgValue><ssdm name="or_ln3304_1"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:15 %and_ln3304 = and i1 %and_ln3298, i1 %or_ln3304_1

]]></Node>
<StgValue><ssdm name="and_ln3304"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:16 %add_ln691_1271 = add i6 %select_ln3304, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1271"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:18 %or_ln3305 = or i1 %and_ln3304, i1 %and_ln3298_1

]]></Node>
<StgValue><ssdm name="or_ln3305"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:19 %or_ln3305_1 = or i1 %or_ln3305, i1 %icmp_ln890_1255

]]></Node>
<StgValue><ssdm name="or_ln3305_1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:20 %select_ln3305 = select i1 %or_ln3305_1, i4 0, i4 %c7_V_90

]]></Node>
<StgValue><ssdm name="select_ln3305"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="6">
<![CDATA[
.preheader11:21 %empty_2654 = trunc i6 %add_ln691_1271

]]></Node>
<StgValue><ssdm name="empty_2654"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader11:22 %select_ln3305_1 = select i1 %and_ln3304, i1 %empty_2654, i1 %and_ln3304_1

]]></Node>
<StgValue><ssdm name="select_ln3305_1"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:24 %select_ln890_202 = select i1 %and_ln3304, i6 %add_ln691_1271, i6 %select_ln3304

]]></Node>
<StgValue><ssdm name="select_ln890_202"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:25 %tmp_594 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1271, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:26 %tmp_595 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_116, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:27 %select_ln3304_1 = select i1 %or_ln3304, i4 0, i4 %tmp_595

]]></Node>
<StgValue><ssdm name="select_ln3304_1"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:28 %select_ln3305_2 = select i1 %and_ln3304, i4 %tmp_594, i4 %select_ln3304_1

]]></Node>
<StgValue><ssdm name="select_ln3305_2"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:102 %add_ln890_173 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_173"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader11:103 %select_ln890_203 = select i1 %or_ln3304, i10 1, i10 %add_ln890_173

]]></Node>
<StgValue><ssdm name="select_ln890_203"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader11:104 %add_ln890_174 = add i11 %indvar_flatten37, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_174"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader11:105 %select_ln890_204 = select i1 %icmp_ln890_1255, i11 1, i11 %add_ln890_174

]]></Node>
<StgValue><ssdm name="select_ln890_204"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader11:29 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln3305, i4 %select_ln3305_2

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:30 %local_C_ping_V_addr_28 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_28"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:33 %in_data_V_14 = load i7 %local_C_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="in_data_V_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="261" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:33 %in_data_V_14 = load i7 %local_C_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="in_data_V_14"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="512">
<![CDATA[
.preheader11:34 %trunc_ln674_49 = trunc i512 %in_data_V_14

]]></Node>
<StgValue><ssdm name="trunc_ln674_49"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader11:35 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:36 %p_Result_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_14, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader11:37 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="1">
<![CDATA[
.preheader11:23 %zext_ln890_142 = zext i1 %select_ln3305_1

]]></Node>
<StgValue><ssdm name="zext_ln890_142"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:38 %data_split_V_28_addr_2 = getelementptr i256 %data_split_V_28, i64 0, i64 %zext_ln890_142

]]></Node>
<StgValue><ssdm name="data_split_V_28_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:39 %data_split_V_28_load = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:41 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="270" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:39 %data_split_V_28_load = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader11:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:42 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:43 %data_split_V_28_load_1 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:45 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="275" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:43 %data_split_V_28_load_1 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_1"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:46 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:47 %data_split_V_28_load_2 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_2"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:49 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="280" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:47 %data_split_V_28_load_2 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_2"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:50 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="283" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:51 %data_split_V_28_load_3 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_3"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:53 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:51 %data_split_V_28_load_3 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_3"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:52 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:54 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="288" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:55 %data_split_V_28_load_4 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_4"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:57 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="290" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:55 %data_split_V_28_load_4 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_4"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:56 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:58 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="293" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:59 %data_split_V_28_load_5 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_5"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:61 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="295" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:59 %data_split_V_28_load_5 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_5"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:62 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="298" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:63 %data_split_V_28_load_6 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_6"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:65 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="300" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:63 %data_split_V_28_load_6 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_6"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:66 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="303" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:67 %data_split_V_28_load_7 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_7"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:69 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="305" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:67 %data_split_V_28_load_7 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_7"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:68 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:70 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:71 %data_split_V_28_load_8 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_8"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:73 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="310" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:71 %data_split_V_28_load_8 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_8"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:72 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:74 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="313" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:75 %data_split_V_28_load_9 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_9"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:77 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="315" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:75 %data_split_V_28_load_9 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_9"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:76 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:78 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="318" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:79 %data_split_V_28_load_10 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_10"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:81 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="320" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:79 %data_split_V_28_load_10 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_10"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:80 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:82 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="323" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:83 %data_split_V_28_load_11 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_11"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:85 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="325" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:83 %data_split_V_28_load_11 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_11"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:84 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:86 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="328" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:87 %data_split_V_28_load_12 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_12"/></StgValue>
</operation>

<operation id="329" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:89 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="330" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:87 %data_split_V_28_load_12 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_12"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:88 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:90 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="333" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:91 %data_split_V_28_load_13 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_13"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:93 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:91 %data_split_V_28_load_13 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_13"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:92 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:94 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="338" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:95 %data_split_V_28_load_14 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_14"/></StgValue>
</operation>

<operation id="339" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:97 %store_ln3317 = store i256 %trunc_ln674_49, i1 %data_split_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>

<operation id="340" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:101 %add_ln691_1272 = add i4 %select_ln3305, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1272"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="341" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:95 %data_split_V_28_load_14 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_14"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:96 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="343" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader11:98 %store_ln3317 = store i256 %p_Result_0_1, i1 %data_split_V_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3317"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="344" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:99 %data_split_V_28_load_15 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_15"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="345" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_8_C_IO_L2_in_1_x0_loop_10_C_IO_L2_in_1_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="346" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="347" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_9_C_IO_L2_in_1_x0_loop_10_C_IO_L2_in_1_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="348" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_10_C_IO_L2_in_1_x0_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:31 %specpipeline_ln3307 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln3307"/></StgValue>
</operation>

<operation id="350" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:32 %specloopname_ln3307 = specloopname void @_ssdm_op_SpecLoopName, void @empty_286

]]></Node>
<StgValue><ssdm name="specloopname_ln3307"/></StgValue>
</operation>

<operation id="351" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:99 %data_split_V_28_load_15 = load i1 %data_split_V_28_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_28_load_15"/></StgValue>
</operation>

<operation id="352" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader11:100 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_28_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="353" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader11:106 %br_ln0 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="354" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln3251" val="0"/>
<literal name="or_ln3251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit428:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="355" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln3251" val="1"/>
<literal name="or_ln3251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln3404 = xor i1 %arb_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3404"/></StgValue>
</operation>

<operation id="357" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890344, i1 %xor_ln3404

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="358" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1273 = add i3 %select_ln3251, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1273"/></StgValue>
</operation>

<operation id="359" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="360" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c3 = phi i4 %c3_53, void %.loopexit1218, i4 1, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="361" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader10:1 %tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="362" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:2 %br_ln3331 = br i1 %tmp_590, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln3331"/></StgValue>
</operation>

<operation id="363" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_421

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="367" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln3333 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln3333"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln3336 = icmp_eq  i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln3336"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln3336 = br i1 %icmp_ln3336, void %.preheader7.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln3336"/></StgValue>
</operation>

<operation id="370" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln890 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="371" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_590" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln3346 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln3346"/></StgValue>
</operation>

<operation id="372" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln3370 = br i1 %or_ln3251, void %.loopexit1220, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln3370"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln3251" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln3251" val="1"/>
<literal name="tmp_590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln3378 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln3378"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="374" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V_36 = phi i4 %add_ln691_1276, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V_36"/></StgValue>
</operation>

<operation id="375" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1276 = add i4 %c4_V_36, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1276"/></StgValue>
</operation>

<operation id="376" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2 %icmp_ln890_1249 = icmp_eq  i4 %c4_V_36, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1249"/></StgValue>
</operation>

<operation id="377" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="378" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln3351 = br i1 %icmp_ln890_1249, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3351"/></StgValue>
</operation>

<operation id="379" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln3351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_632

]]></Node>
<StgValue><ssdm name="specloopname_ln3351"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln3353 = br void

]]></Node>
<StgValue><ssdm name="br_ln3353"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V = phi i4 %add_ln691_1274, void, i4 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1 %add_ln691_1274 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1274"/></StgValue>
</operation>

<operation id="384" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="4">
<![CDATA[
.preheader8:2 %trunc_ln3346 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln3346"/></StgValue>
</operation>

<operation id="385" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader8:3 %tmp_803_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln3346, i4 0

]]></Node>
<StgValue><ssdm name="tmp_803_cast"/></StgValue>
</operation>

<operation id="386" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:4 %icmp_ln890_1248 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1248"/></StgValue>
</operation>

<operation id="387" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="388" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6 %br_ln3337 = br i1 %icmp_ln890_1248, void %.split24, void %.loopexit1218.loopexit427

]]></Node>
<StgValue><ssdm name="br_ln3337"/></StgValue>
</operation>

<operation id="389" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln3337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_432

]]></Node>
<StgValue><ssdm name="specloopname_ln3337"/></StgValue>
</operation>

<operation id="390" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln3339 = br void

]]></Node>
<StgValue><ssdm name="br_ln3339"/></StgValue>
</operation>

<operation id="391" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit427:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="392" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_53 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_53"/></StgValue>
</operation>

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3336" val="1"/>
<literal name="icmp_ln890_1248" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3336" val="0"/>
<literal name="icmp_ln890_1249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="394" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_84 = phi i5 %add_ln691_1277, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_84"/></StgValue>
</operation>

<operation id="395" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1277 = add i5 %c5_V_84, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1277"/></StgValue>
</operation>

<operation id="396" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1259 = icmp_eq  i5 %c5_V_84, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1259"/></StgValue>
</operation>

<operation id="397" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="398" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3353 = br i1 %icmp_ln890_1259, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln3353"/></StgValue>
</operation>

<operation id="399" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln3353 = specloopname void @_ssdm_op_SpecLoopName, void @empty_627

]]></Node>
<StgValue><ssdm name="specloopname_ln3353"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_603 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_2_x019, i512 %tmp_603

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1275, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="405" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1275 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1275"/></StgValue>
</operation>

<operation id="406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln3346 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln3346"/></StgValue>
</operation>

<operation id="407" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln3346 = add i7 %tmp_803_cast, i7 %zext_ln3346

]]></Node>
<StgValue><ssdm name="add_ln3346"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln3346_1 = zext i7 %add_ln3346

]]></Node>
<StgValue><ssdm name="zext_ln3346_1"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_27 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln3346_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_27"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1258 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1258"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln3339 = br i1 %icmp_ln890_1258, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln3339"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln3339 = specloopname void @_ssdm_op_SpecLoopName, void @empty_433

]]></Node>
<StgValue><ssdm name="specloopname_ln3339"/></StgValue>
</operation>

<operation id="415" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_602 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln3346 = store i512 %tmp_602, i7 %local_C_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln3346"/></StgValue>
</operation>

<operation id="417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="418" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten143 = phi i17 %add_ln3371, void %.preheader6, i17 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="419" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %indvar_flatten113 = phi i11 %select_ln890_201, void %.preheader6, i11 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="420" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten91 = phi i10 %select_ln890_200, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten91"/></StgValue>
</operation>

<operation id="421" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c6_V_115 = phi i6 %select_ln890_199, void %.preheader6, i6 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_115"/></StgValue>
</operation>

<operation id="422" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %c7_V_89 = phi i4 %add_ln691_1270, void %.preheader6, i4 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_89"/></StgValue>
</operation>

<operation id="423" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6.preheader:5 %add_ln3371 = add i17 %indvar_flatten143, i17 1

]]></Node>
<StgValue><ssdm name="add_ln3371"/></StgValue>
</operation>

<operation id="424" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="6">
<![CDATA[
.preheader6.preheader:6 %empty_2655 = trunc i6 %c6_V_115

]]></Node>
<StgValue><ssdm name="empty_2655"/></StgValue>
</operation>

<operation id="425" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6.preheader:7 %icmp_ln3371 = icmp_eq  i17 %indvar_flatten143, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln3371"/></StgValue>
</operation>

<operation id="426" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:8 %br_ln3371 = br i1 %icmp_ln3371, void %.preheader6, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3371"/></StgValue>
</operation>

<operation id="427" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:2 %icmp_ln890_1252 = icmp_eq  i11 %indvar_flatten113, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1252"/></StgValue>
</operation>

<operation id="428" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:3 %xor_ln3371 = xor i1 %icmp_ln890_1252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3371"/></StgValue>
</operation>

<operation id="429" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:4 %icmp_ln890_1253 = icmp_eq  i4 %c7_V_89, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1253"/></StgValue>
</operation>

<operation id="430" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:5 %and_ln3371 = and i1 %icmp_ln890_1253, i1 %xor_ln3371

]]></Node>
<StgValue><ssdm name="and_ln3371"/></StgValue>
</operation>

<operation id="431" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:6 %icmp_ln890_1254 = icmp_eq  i10 %indvar_flatten91, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1254"/></StgValue>
</operation>

<operation id="432" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:7 %and_ln3371_1 = and i1 %icmp_ln890_1254, i1 %xor_ln3371

]]></Node>
<StgValue><ssdm name="and_ln3371_1"/></StgValue>
</operation>

<operation id="433" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:9 %or_ln3377 = or i1 %and_ln3371_1, i1 %icmp_ln890_1252

]]></Node>
<StgValue><ssdm name="or_ln3377"/></StgValue>
</operation>

<operation id="434" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:10 %select_ln3377 = select i1 %or_ln3377, i6 0, i6 %c6_V_115

]]></Node>
<StgValue><ssdm name="select_ln3377"/></StgValue>
</operation>

<operation id="435" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:11 %xor_ln3377_1 = xor i1 %or_ln3377, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3377_1"/></StgValue>
</operation>

<operation id="436" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:12 %and_ln3377_1 = and i1 %empty_2655, i1 %xor_ln3377_1

]]></Node>
<StgValue><ssdm name="and_ln3377_1"/></StgValue>
</operation>

<operation id="437" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:13 %xor_ln3377 = xor i1 %icmp_ln890_1254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3377"/></StgValue>
</operation>

<operation id="438" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:14 %or_ln3377_1 = or i1 %icmp_ln890_1252, i1 %xor_ln3377

]]></Node>
<StgValue><ssdm name="or_ln3377_1"/></StgValue>
</operation>

<operation id="439" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:15 %and_ln3377 = and i1 %and_ln3371, i1 %or_ln3377_1

]]></Node>
<StgValue><ssdm name="and_ln3377"/></StgValue>
</operation>

<operation id="440" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:16 %add_ln691_1269 = add i6 %select_ln3377, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1269"/></StgValue>
</operation>

<operation id="441" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:18 %or_ln3378 = or i1 %and_ln3377, i1 %and_ln3371_1

]]></Node>
<StgValue><ssdm name="or_ln3378"/></StgValue>
</operation>

<operation id="442" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:19 %or_ln3378_1 = or i1 %or_ln3378, i1 %icmp_ln890_1252

]]></Node>
<StgValue><ssdm name="or_ln3378_1"/></StgValue>
</operation>

<operation id="443" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:20 %select_ln3378 = select i1 %or_ln3378_1, i4 0, i4 %c7_V_89

]]></Node>
<StgValue><ssdm name="select_ln3378"/></StgValue>
</operation>

<operation id="444" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="6">
<![CDATA[
.preheader6:21 %empty_2656 = trunc i6 %add_ln691_1269

]]></Node>
<StgValue><ssdm name="empty_2656"/></StgValue>
</operation>

<operation id="445" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader6:22 %select_ln3378_1 = select i1 %and_ln3377, i1 %empty_2656, i1 %and_ln3377_1

]]></Node>
<StgValue><ssdm name="select_ln3378_1"/></StgValue>
</operation>

<operation id="446" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:24 %select_ln890_199 = select i1 %and_ln3377, i6 %add_ln691_1269, i6 %select_ln3377

]]></Node>
<StgValue><ssdm name="select_ln890_199"/></StgValue>
</operation>

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:25 %tmp_592 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1269, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:26 %tmp_593 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_115, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:27 %select_ln3377_1 = select i1 %or_ln3377, i4 0, i4 %tmp_593

]]></Node>
<StgValue><ssdm name="select_ln3377_1"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:28 %select_ln3378_2 = select i1 %and_ln3377, i4 %tmp_592, i4 %select_ln3377_1

]]></Node>
<StgValue><ssdm name="select_ln3378_2"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:102 %add_ln890_171 = add i10 %indvar_flatten91, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_171"/></StgValue>
</operation>

<operation id="452" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader6:103 %select_ln890_200 = select i1 %or_ln3377, i10 1, i10 %add_ln890_171

]]></Node>
<StgValue><ssdm name="select_ln890_200"/></StgValue>
</operation>

<operation id="453" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:104 %add_ln890_172 = add i11 %indvar_flatten113, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_172"/></StgValue>
</operation>

<operation id="454" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader6:105 %select_ln890_201 = select i1 %icmp_ln890_1252, i11 1, i11 %add_ln890_172

]]></Node>
<StgValue><ssdm name="select_ln890_201"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="455" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader6:29 %tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln3378, i4 %select_ln3378_2

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="456" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:30 %local_C_pong_V_addr_14 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_14"/></StgValue>
</operation>

<operation id="457" st_id="52" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:33 %in_data_V_13 = load i7 %local_C_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="458" st_id="53" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:33 %in_data_V_13 = load i7 %local_C_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_13"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:34 %trunc_ln674_48 = trunc i512 %in_data_V_13

]]></Node>
<StgValue><ssdm name="trunc_ln674_48"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader6:35 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:36 %p_Result_4520_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_13, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4520_0_1"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader6:37 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="463" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="1">
<![CDATA[
.preheader6:23 %zext_ln890_141 = zext i1 %select_ln3378_1

]]></Node>
<StgValue><ssdm name="zext_ln890_141"/></StgValue>
</operation>

<operation id="464" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:38 %data_split_V_27_addr_2 = getelementptr i256 %data_split_V_27, i64 0, i64 %zext_ln890_141

]]></Node>
<StgValue><ssdm name="data_split_V_27_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:39 %data_split_V_27_load = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load"/></StgValue>
</operation>

<operation id="466" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:41 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="467" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:39 %data_split_V_27_load = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load"/></StgValue>
</operation>

<operation id="468" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="469" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:42 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="470" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:43 %data_split_V_27_load_1 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_1"/></StgValue>
</operation>

<operation id="471" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:45 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="472" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:43 %data_split_V_27_load_1 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_1"/></StgValue>
</operation>

<operation id="473" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="474" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:46 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="475" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:47 %data_split_V_27_load_2 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_2"/></StgValue>
</operation>

<operation id="476" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:49 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="477" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:47 %data_split_V_27_load_2 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_2"/></StgValue>
</operation>

<operation id="478" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="479" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:50 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="480" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:51 %data_split_V_27_load_3 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_3"/></StgValue>
</operation>

<operation id="481" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:53 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="482" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:51 %data_split_V_27_load_3 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_3"/></StgValue>
</operation>

<operation id="483" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:52 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="484" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:54 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="485" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:55 %data_split_V_27_load_4 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_4"/></StgValue>
</operation>

<operation id="486" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:57 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="487" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:55 %data_split_V_27_load_4 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_4"/></StgValue>
</operation>

<operation id="488" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:56 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="489" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:58 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="490" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:59 %data_split_V_27_load_5 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_5"/></StgValue>
</operation>

<operation id="491" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:61 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="492" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:59 %data_split_V_27_load_5 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_5"/></StgValue>
</operation>

<operation id="493" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="494" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:62 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="495" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:63 %data_split_V_27_load_6 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_6"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:65 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="497" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:63 %data_split_V_27_load_6 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_6"/></StgValue>
</operation>

<operation id="498" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="499" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:66 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="500" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:67 %data_split_V_27_load_7 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_7"/></StgValue>
</operation>

<operation id="501" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:69 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="502" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:67 %data_split_V_27_load_7 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_7"/></StgValue>
</operation>

<operation id="503" st_id="69" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:68 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="504" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:70 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="505" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:71 %data_split_V_27_load_8 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_8"/></StgValue>
</operation>

<operation id="506" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:73 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="507" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:71 %data_split_V_27_load_8 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_8"/></StgValue>
</operation>

<operation id="508" st_id="71" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:72 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="509" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:74 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="510" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:75 %data_split_V_27_load_9 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_9"/></StgValue>
</operation>

<operation id="511" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:77 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="512" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:75 %data_split_V_27_load_9 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_9"/></StgValue>
</operation>

<operation id="513" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:76 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="514" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:78 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="515" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:79 %data_split_V_27_load_10 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_10"/></StgValue>
</operation>

<operation id="516" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:81 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="517" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:79 %data_split_V_27_load_10 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_10"/></StgValue>
</operation>

<operation id="518" st_id="75" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:80 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="519" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:82 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="520" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:83 %data_split_V_27_load_11 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_11"/></StgValue>
</operation>

<operation id="521" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:85 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="522" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:83 %data_split_V_27_load_11 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_11"/></StgValue>
</operation>

<operation id="523" st_id="77" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:84 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="524" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:86 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="525" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:87 %data_split_V_27_load_12 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_12"/></StgValue>
</operation>

<operation id="526" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:89 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="527" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:87 %data_split_V_27_load_12 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_12"/></StgValue>
</operation>

<operation id="528" st_id="79" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:88 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="529" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:90 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="530" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:91 %data_split_V_27_load_13 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_13"/></StgValue>
</operation>

<operation id="531" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:93 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="532" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:91 %data_split_V_27_load_13 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_13"/></StgValue>
</operation>

<operation id="533" st_id="81" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:92 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="534" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:94 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="535" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:95 %data_split_V_27_load_14 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_14"/></StgValue>
</operation>

<operation id="536" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:97 %store_ln3390 = store i256 %trunc_ln674_48, i1 %data_split_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>

<operation id="537" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:101 %add_ln691_1270 = add i4 %select_ln3378, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1270"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="538" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:95 %data_split_V_27_load_14 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_14"/></StgValue>
</operation>

<operation id="539" st_id="83" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:96 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="540" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader6:98 %store_ln3390 = store i256 %p_Result_4520_0_1, i1 %data_split_V_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln3390"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="541" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:99 %data_split_V_27_load_15 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="542" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_19_C_IO_L2_in_1_x0_loop_21_C_IO_L2_in_1_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="543" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="544" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_20_C_IO_L2_in_1_x0_loop_21_C_IO_L2_in_1_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="545" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_21_C_IO_L2_in_1_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="546" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:31 %specpipeline_ln3380 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln3380"/></StgValue>
</operation>

<operation id="547" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:32 %specloopname_ln3380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_183

]]></Node>
<StgValue><ssdm name="specloopname_ln3380"/></StgValue>
</operation>

<operation id="548" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:99 %data_split_V_27_load_15 = load i1 %data_split_V_27_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_27_load_15"/></StgValue>
</operation>

<operation id="549" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:100 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_27_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="550" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:106 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="551" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten227 = phi i17 0, void %.preheader.preheader, i17 %add_ln3414, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten227"/></StgValue>
</operation>

<operation id="552" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten197 = phi i11 0, void %.preheader.preheader, i11 %select_ln890_198, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten197"/></StgValue>
</operation>

<operation id="553" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten175 = phi i10 0, void %.preheader.preheader, i10 %select_ln890_197, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten175"/></StgValue>
</operation>

<operation id="554" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890, void %.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="555" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4 %c7_V = phi i4 0, void %.preheader.preheader, i4 %add_ln691_1268, void %.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="556" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5 %add_ln3414 = add i17 %indvar_flatten227, i17 1

]]></Node>
<StgValue><ssdm name="add_ln3414"/></StgValue>
</operation>

<operation id="557" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="6">
<![CDATA[
:6 %empty_2657 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2657"/></StgValue>
</operation>

<operation id="558" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7 %icmp_ln3414 = icmp_eq  i17 %indvar_flatten227, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln3414"/></StgValue>
</operation>

<operation id="559" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln3414 = br i1 %icmp_ln3414, void %.preheader, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln3414"/></StgValue>
</operation>

<operation id="560" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_1245 = icmp_eq  i11 %indvar_flatten197, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1245"/></StgValue>
</operation>

<operation id="561" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln3414 = xor i1 %icmp_ln890_1245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3414"/></StgValue>
</operation>

<operation id="562" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4 %icmp_ln890_1246 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1246"/></StgValue>
</operation>

<operation id="563" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5 %and_ln3414 = and i1 %icmp_ln890_1246, i1 %xor_ln3414

]]></Node>
<StgValue><ssdm name="and_ln3414"/></StgValue>
</operation>

<operation id="564" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:6 %icmp_ln890_1247 = icmp_eq  i10 %indvar_flatten175, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1247"/></StgValue>
</operation>

<operation id="565" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7 %and_ln3414_1 = and i1 %icmp_ln890_1247, i1 %xor_ln3414

]]></Node>
<StgValue><ssdm name="and_ln3414_1"/></StgValue>
</operation>

<operation id="566" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %or_ln3420 = or i1 %and_ln3414_1, i1 %icmp_ln890_1245

]]></Node>
<StgValue><ssdm name="or_ln3420"/></StgValue>
</operation>

<operation id="567" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:10 %select_ln3420 = select i1 %or_ln3420, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln3420"/></StgValue>
</operation>

<operation id="568" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %xor_ln3420_1 = xor i1 %or_ln3420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3420_1"/></StgValue>
</operation>

<operation id="569" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln3420_1 = and i1 %empty_2657, i1 %xor_ln3420_1

]]></Node>
<StgValue><ssdm name="and_ln3420_1"/></StgValue>
</operation>

<operation id="570" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln3420 = xor i1 %icmp_ln890_1247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3420"/></StgValue>
</operation>

<operation id="571" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln3420_1 = or i1 %icmp_ln890_1245, i1 %xor_ln3420

]]></Node>
<StgValue><ssdm name="or_ln3420_1"/></StgValue>
</operation>

<operation id="572" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln3420 = and i1 %and_ln3414, i1 %or_ln3420_1

]]></Node>
<StgValue><ssdm name="and_ln3420"/></StgValue>
</operation>

<operation id="573" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691 = add i6 %select_ln3420, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="574" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln3421 = or i1 %and_ln3420, i1 %and_ln3414_1

]]></Node>
<StgValue><ssdm name="or_ln3421"/></StgValue>
</operation>

<operation id="575" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln3421_1 = or i1 %or_ln3421, i1 %icmp_ln890_1245

]]></Node>
<StgValue><ssdm name="or_ln3421_1"/></StgValue>
</operation>

<operation id="576" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln3421 = select i1 %or_ln3421_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln3421"/></StgValue>
</operation>

<operation id="577" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2658 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2658"/></StgValue>
</operation>

<operation id="578" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln3421_1 = select i1 %and_ln3420, i1 %empty_2658, i1 %and_ln3420_1

]]></Node>
<StgValue><ssdm name="select_ln3421_1"/></StgValue>
</operation>

<operation id="579" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:24 %select_ln890 = select i1 %and_ln3420, i6 %add_ln691, i6 %select_ln3420

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="580" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="581" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:26 %tmp_589 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="582" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln3420_1 = select i1 %or_ln3420, i4 0, i4 %tmp_589

]]></Node>
<StgValue><ssdm name="select_ln3420_1"/></StgValue>
</operation>

<operation id="583" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:28 %select_ln3421_2 = select i1 %and_ln3420, i4 %tmp, i4 %select_ln3420_1

]]></Node>
<StgValue><ssdm name="select_ln3421_2"/></StgValue>
</operation>

<operation id="584" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:102 %add_ln890 = add i10 %indvar_flatten175, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="585" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:103 %select_ln890_197 = select i1 %or_ln3420, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_197"/></StgValue>
</operation>

<operation id="586" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:104 %add_ln890_170 = add i11 %indvar_flatten197, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_170"/></StgValue>
</operation>

<operation id="587" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:105 %select_ln890_198 = select i1 %icmp_ln890_1245, i11 1, i11 %add_ln890_170

]]></Node>
<StgValue><ssdm name="select_ln890_198"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="588" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:29 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln3421, i4 %select_ln3421_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="589" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="590" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="7">
<![CDATA[
.preheader:33 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="591" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="7">
<![CDATA[
.preheader:33 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="256" op_0_bw="512">
<![CDATA[
.preheader:34 %trunc_ln674 = trunc i512 %in_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:35 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>

<operation id="594" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:36 %p_Result_4521_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4521_0_1"/></StgValue>
</operation>

<operation id="595" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:37 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="596" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="1">
<![CDATA[
.preheader:23 %zext_ln890 = zext i1 %select_ln3421_1

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="597" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %data_split_V_addr169 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="data_split_V_addr169"/></StgValue>
</operation>

<operation id="598" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:39 %data_split_V_load = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="599" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:41 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="600" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:39 %data_split_V_load = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="601" st_id="90" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="602" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:42 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="603" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:43 %data_split_V_load_1 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_1"/></StgValue>
</operation>

<operation id="604" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:45 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="605" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:43 %data_split_V_load_1 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_1"/></StgValue>
</operation>

<operation id="606" st_id="92" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="607" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:46 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="608" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:47 %data_split_V_load_2 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_2"/></StgValue>
</operation>

<operation id="609" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:49 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="610" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:47 %data_split_V_load_2 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_2"/></StgValue>
</operation>

<operation id="611" st_id="94" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="612" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:50 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="613" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:51 %data_split_V_load_3 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_3"/></StgValue>
</operation>

<operation id="614" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:53 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="615" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:51 %data_split_V_load_3 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_3"/></StgValue>
</operation>

<operation id="616" st_id="96" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:52 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="617" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:54 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="618" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:55 %data_split_V_load_4 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_4"/></StgValue>
</operation>

<operation id="619" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:57 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="620" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:55 %data_split_V_load_4 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_4"/></StgValue>
</operation>

<operation id="621" st_id="98" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:56 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="622" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:58 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="623" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:59 %data_split_V_load_5 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_5"/></StgValue>
</operation>

<operation id="624" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:61 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="625" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:59 %data_split_V_load_5 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_5"/></StgValue>
</operation>

<operation id="626" st_id="100" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="627" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:62 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="628" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:63 %data_split_V_load_6 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_6"/></StgValue>
</operation>

<operation id="629" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:65 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="630" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:63 %data_split_V_load_6 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_6"/></StgValue>
</operation>

<operation id="631" st_id="102" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="632" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:66 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="633" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:67 %data_split_V_load_7 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_7"/></StgValue>
</operation>

<operation id="634" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:69 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="635" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:67 %data_split_V_load_7 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_7"/></StgValue>
</operation>

<operation id="636" st_id="104" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:68 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="637" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:70 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="638" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:71 %data_split_V_load_8 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_8"/></StgValue>
</operation>

<operation id="639" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:73 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="640" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:71 %data_split_V_load_8 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_8"/></StgValue>
</operation>

<operation id="641" st_id="106" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:72 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="642" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:74 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="643" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:75 %data_split_V_load_9 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_9"/></StgValue>
</operation>

<operation id="644" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:77 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="645" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:75 %data_split_V_load_9 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_9"/></StgValue>
</operation>

<operation id="646" st_id="108" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:76 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="647" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:78 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="648" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:79 %data_split_V_load_10 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_10"/></StgValue>
</operation>

<operation id="649" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:81 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="650" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:79 %data_split_V_load_10 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_10"/></StgValue>
</operation>

<operation id="651" st_id="110" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:80 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="652" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:82 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="653" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:83 %data_split_V_load_11 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_11"/></StgValue>
</operation>

<operation id="654" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:85 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="655" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:83 %data_split_V_load_11 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_11"/></StgValue>
</operation>

<operation id="656" st_id="112" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:84 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="657" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:86 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="658" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:87 %data_split_V_load_12 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_12"/></StgValue>
</operation>

<operation id="659" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:89 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="660" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:87 %data_split_V_load_12 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_12"/></StgValue>
</operation>

<operation id="661" st_id="114" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:88 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="662" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:90 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="663" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:91 %data_split_V_load_13 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_13"/></StgValue>
</operation>

<operation id="664" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:93 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="665" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:91 %data_split_V_load_13 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_13"/></StgValue>
</operation>

<operation id="666" st_id="116" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:92 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="667" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:94 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="668" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:95 %data_split_V_load_14 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_14"/></StgValue>
</operation>

<operation id="669" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:97 %store_ln3433 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>

<operation id="670" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:101 %add_ln691_1268 = add i4 %select_ln3421, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1268"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="671" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:95 %data_split_V_load_14 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_14"/></StgValue>
</operation>

<operation id="672" st_id="118" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:96 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="673" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader:98 %store_ln3433 = store i256 %p_Result_4521_0_1, i1 %data_split_V_addr_295

]]></Node>
<StgValue><ssdm name="store_ln3433"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="674" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:99 %data_split_V_load_15 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_15"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="675" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_25_C_IO_L2_in_1_x0_loop_27_C_IO_L2_in_1_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="676" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="677" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_26_C_IO_L2_in_1_x0_loop_27_C_IO_L2_in_1_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="678" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_1_x0_loop_27_C_IO_L2_in_1_x0_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="679" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:31 %specpipeline_ln3423 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln3423"/></StgValue>
</operation>

<operation id="680" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:32 %specloopname_ln3423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_376

]]></Node>
<StgValue><ssdm name="specloopname_ln3423"/></StgValue>
</operation>

<operation id="681" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:99 %data_split_V_load_15 = load i1 %data_split_V_addr169

]]></Node>
<StgValue><ssdm name="data_split_V_load_15"/></StgValue>
</operation>

<operation id="682" st_id="120" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:100 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %data_split_V_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="683" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3414" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
.preheader:106 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="684" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln3483 = ret

]]></Node>
<StgValue><ssdm name="ret_ln3483"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
