// Seed: 3220996667
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  assign id_4 = id_2 ? 1 : id_4;
  always @(posedge id_4 or posedge 1) id_1 = 1 | id_3;
endmodule
