Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/MyPackage.vhd" in Library work.
Package <MyPackage> compiled.
Package body <MyPackage> compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/D_FF.vhd" in Library work.
Entity <D_FF_gen> compiled.
Entity <D_FF_gen> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/F.vhd" in Library work.
Entity <F> compiled.
Entity <F> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/G.vhd" in Library work.
Entity <G> compiled.
Entity <G> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/D_FF_1bit.vhd" in Library work.
Entity <D_FF_1bit> compiled.
Entity <D_FF_1bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/PartialSumGenerator.vhd" in Library work.
Entity <PartialSumGenerator> compiled.
Entity <PartialSumGenerator> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <behv>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/Encoder.vhd" in Library work.
Entity <Encoder> compiled.
Entity <Encoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/llr_test.vhd" in Library work.
Entity <llr_test> compiled.
Entity <llr_test> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/Decoder.vhd" in Library work.
Entity <Decoder> compiled.
Entity <Decoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behv>) with generics.
	width = 16

Analyzing hierarchy for entity <D_FF_gen> in library <work> (architecture <Behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <Encoder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <llr_test> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <D_FF_gen> in library <work> (architecture <Behavioral>) with generics.
	width = 7

Analyzing hierarchy for entity <F> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <G> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <D_FF_1bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PartialSumGenerator> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <Behavioral>).
Entity <system> analyzed. Unit <system> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <behv>).
	width = 16
Entity <counter> analyzed. Unit <counter> generated.

Analyzing generic Entity <D_FF_gen.1> in library <work> (Architecture <Behavioral>).
	width = 16
Entity <D_FF_gen.1> analyzed. Unit <D_FF_gen.1> generated.

Analyzing Entity <Encoder> in library <work> (Architecture <Behavioral>).
Entity <Encoder> analyzed. Unit <Encoder> generated.

Analyzing Entity <llr_test> in library <work> (Architecture <Behavioral>).
Entity <llr_test> analyzed. Unit <llr_test> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <Behavioral>).
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing generic Entity <D_FF_gen.2> in library <work> (Architecture <Behavioral>).
	width = 7
Entity <D_FF_gen.2> analyzed. Unit <D_FF_gen.2> generated.

Analyzing Entity <F> in library <work> (Architecture <Behavioral>).
Entity <F> analyzed. Unit <F> generated.

Analyzing Entity <G> in library <work> (Architecture <Behavioral>).
Entity <G> analyzed. Unit <G> generated.

Analyzing Entity <D_FF_1bit> in library <work> (Architecture <Behavioral>).
Entity <D_FF_1bit> analyzed. Unit <D_FF_1bit> generated.

Analyzing Entity <PartialSumGenerator> in library <work> (Architecture <Behavioral>).
Entity <PartialSumGenerator> analyzed. Unit <PartialSumGenerator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/counter.vhd".
    Found 16-bit up counter for signal <Pre_Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <D_FF_gen_1>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/D_FF.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <D_FF_gen_1> synthesized.


Synthesizing Unit <Encoder>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/Encoder.vhd".
    Found 12-bit xor4 for signal <outputs<30:19>>.
    Found 1-bit xor2 for signal <outputs<18>>.
    Found 1-bit xor3 for signal <outputs<17>>.
    Found 1-bit xor2 for signal <outputs<16>>.
    Found 3-bit xor3 for signal <outputs<15:13>>.
    Found 1-bit xor2 for signal <outputs<12>>.
    Found 1-bit xor3 for signal <outputs<11>>.
    Found 1-bit xor2 for signal <outputs<10>>.
    Found 1-bit xor3 for signal <outputs<9>>.
    Found 1-bit xor2 for signal <outputs<8>>.
    Found 1-bit xor3 for signal <outputs<7>>.
    Found 1-bit xor2 for signal <outputs<6>>.
    Found 1-bit xor3 for signal <outputs<5>>.
    Found 1-bit xor2 for signal <outputs<4>>.
    Found 1-bit xor4 for signal <outputs<3>>.
    Found 2-bit xor6 for signal <outputs<2:1>>.
    Found 2-bit xor6 for signal <outputs<0>>.
    Found 1-bit xor2 for signal <outputs_0$xor0000> created at line 43.
    Found 1-bit xor2 for signal <outputs_0$xor0001> created at line 43.
    Found 1-bit xor2 for signal <outputs_10$xor0000> created at line 53.
    Found 1-bit xor2 for signal <outputs_12$xor0000> created at line 55.
    Found 1-bit xor2 for signal <outputs_12$xor0001> created at line 55.
    Found 1-bit xor2 for signal <outputs_16$xor0000> created at line 59.
    Found 1-bit xor2 for signal <outputs_18$xor0000> created at line 61.
    Found 1-bit xor2 for signal <outputs_18$xor0001> created at line 61.
    Found 1-bit xor4 for signal <outputs_2$xor0000> created at line 45.
    Found 1-bit xor2 for signal <outputs_20$xor0000> created at line 63.
    Found 1-bit xor2 for signal <outputs_21$xor0001> created at line 64.
    Found 1-bit xor2 for signal <outputs_25$xor0001> created at line 68.
    Found 1-bit xor3 for signal <outputs_4$xor0000> created at line 47.
    Found 1-bit xor2 for signal <outputs_4$xor0001> created at line 47.
    Found 1-bit xor2 for signal <outputs_7$xor0001> created at line 50.
    Found 1-bit xor3 for signal <outputs_8$xor0000> created at line 51.
    Found 1-bit xor2 for signal <outputs_8$xor0001> created at line 51.
    Summary:
	inferred  13 Xor(s).
Unit <Encoder> synthesized.


Synthesizing Unit <llr_test>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/llr_test.vhd".
Unit <llr_test> synthesized.


Synthesizing Unit <D_FF_gen_2>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/D_FF.vhd".
    Found 7-bit register for signal <q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <D_FF_gen_2> synthesized.


Synthesizing Unit <F>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/F.vhd".
    Found 7-bit adder for signal <lamdaOut$addsub0000> created at line 52.
    Found 7-bit comparator less for signal <min$cmp_lt0000> created at line 50.
    Found 7-bit adder for signal <positive_lamdaA$addsub0000> created at line 46.
    Found 7-bit adder for signal <positive_lamdaB$addsub0000> created at line 48.
    Found 1-bit xor2 for signal <sign>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <F> synthesized.


Synthesizing Unit <G>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/G.vhd".
    Found 7-bit adder for signal <lamdaOut>.
    Found 7-bit adder for signal <lamdaOut$addsub0000> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <G> synthesized.


Synthesizing Unit <D_FF_1bit>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/D_FF_1bit.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FF_1bit> synthesized.


Synthesizing Unit <PartialSumGenerator>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/PartialSumGenerator.vhd".
    Found 1-bit xor2 for signal <$xor0005> created at line 90.
    Found 1-bit xor2 for signal <$xor0006> created at line 90.
    Found 1-bit xor2 for signal <$xor0007> created at line 91.
    Found 1-bit xor2 for signal <$xor0008> created at line 91.
    Summary:
	inferred   7 Xor(s).
Unit <PartialSumGenerator> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/Decoder.vhd".
WARNING:Xst:646 - Signal <P<0><0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><3><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><4:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><7><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><8:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><11><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><13><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><14><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><15><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><16:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><19><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><21><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><22><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><23><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><25><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><26><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><27><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><29><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><30><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <P<0><31><5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Decoder> synthesized.


Synthesizing Unit <system>.
    Related source file is "D:/Dropbox/Thesis Project/Hardware/v1.0 Encode-Decode no Fsm/Polar_32bits/system.vhd".
    Found 16-bit xor2 for signal <check>.
Unit <system> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <G116> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <G117> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <G118> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <G120> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <G124> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <G128> of the block <G> are unconnected in block <Decoder>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 388
 7-bit adder                                           : 388
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 50
 1-bit register                                        : 16
 16-bit register                                       : 2
 7-bit register                                        : 32
# Comparators                                          : 80
 7-bit comparator less                                 : 80
# Xors                                                 : 182
 1-bit xor2                                            : 161
 1-bit xor3                                            : 14
 1-bit xor4                                            : 5
 1-bit xor6                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <F40> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F44> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F48> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F412> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F416> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F420> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F424> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F428> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F30> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G34> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F38> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G312> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F316> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G320> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F324> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G328> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F20> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F21> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F22> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F24> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G28> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G212> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F216> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F217> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F218> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F220> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G224> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G228> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F10> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F11> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F12> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F14> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F15> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F16> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F18> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F19> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F110> is unconnected in block <U_Decoder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <F112> is unconnected in block <U_Decoder>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 388
 7-bit adder                                           : 388
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 272
 Flip-Flops                                            : 272
# Comparators                                          : 80
 7-bit comparator less                                 : 80
# Xors                                                 : 182
 1-bit xor2                                            : 161
 1-bit xor3                                            : 14
 1-bit xor4                                            : 5
 1-bit xor6                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[9].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[9].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[9].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[9].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[9].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[9].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[29].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[29].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[29].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[29].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[29].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[29].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[8].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[8].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[8].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[8].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[8].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[8].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[28].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[28].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[28].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[28].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[28].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[28].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[7].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[7].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[7].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[7].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[7].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[7].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[27].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[27].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[27].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[27].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[27].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[27].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[6].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[6].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[6].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[6].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[6].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[6].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[31].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[31].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[31].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[31].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[31].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[31].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[26].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[26].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[26].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[26].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[26].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[26].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[5].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[5].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[5].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[5].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[5].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[5].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[30].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[30].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[30].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[30].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[30].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[30].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[25].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[25].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[25].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[25].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[25].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[25].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[4].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[4].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[4].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[4].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[4].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[4].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[24].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[24].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[24].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[24].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[24].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[24].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[19].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[19].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[19].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[19].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[19].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[19].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[3].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[3].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[3].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[3].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[3].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[3].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[23].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[23].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[23].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[23].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[23].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[23].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[18].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[18].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[18].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[18].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[18].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[18].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[2].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[2].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[2].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[2].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[2].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[2].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[22].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[22].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[22].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[22].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[22].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[22].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[17].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[17].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[17].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[17].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[17].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[17].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[1].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[1].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[1].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[1].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[1].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[1].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[21].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[21].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[21].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[21].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[21].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[21].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[16].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[16].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[16].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[16].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[16].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[16].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[0].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[0].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[0].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[0].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[0].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[0].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[20].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[20].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[20].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[20].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[20].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[20].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[15].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[15].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[15].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[15].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[15].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[15].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[14].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[14].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[14].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[14].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[14].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[14].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[13].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[13].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[13].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[13].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[13].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[13].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[12].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[12].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[12].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[12].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[12].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[12].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[11].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[11].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[11].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[11].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[11].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[11].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[10].U_D_FF_Inputs/q_6> in Unit <Decoder> is equivalent to the following 5 FFs/Latches, which will be removed : <GEN_REG_INPUT[10].U_D_FF_Inputs/q_5> <GEN_REG_INPUT[10].U_D_FF_Inputs/q_4> <GEN_REG_INPUT[10].U_D_FF_Inputs/q_3> <GEN_REG_INPUT[10].U_D_FF_Inputs/q_2> <GEN_REG_INPUT[10].U_D_FF_Inputs/q_1> 
INFO:Xst:2261 - The FF/Latch <GEN_REG_INPUT[31].U_D_FF_Inputs/q_0> in Unit <Decoder> is equivalent to the following 31 FFs/Latches, which will be removed : <GEN_REG_INPUT[30].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[29].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[28].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[27].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[26].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[25].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[24].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[23].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[22].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[21].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[20].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[19].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[18].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[17].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[16].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[15].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[14].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[13].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[12].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[11].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[10].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[9].U_D_FF_Inputs/q_0>
   <GEN_REG_INPUT[8].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[7].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[6].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[5].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[4].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[3].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[2].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[1].U_D_FF_Inputs/q_0> <GEN_REG_INPUT[0].U_D_FF_Inputs/q_0> 

Optimizing unit <system> ...

Optimizing unit <D_FF_gen_1> ...

Optimizing unit <Encoder> ...

Optimizing unit <F> ...

Optimizing unit <G> ...

Optimizing unit <Decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <U_Delay1/q_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_6> 
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 24.
FlipFlop U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_0 has been replicated 7 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 3691
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 15
#      LUT2                        : 347
#      LUT2_D                      : 74
#      LUT2_L                      : 22
#      LUT3                        : 277
#      LUT3_D                      : 92
#      LUT3_L                      : 37
#      LUT4                        : 1425
#      LUT4_D                      : 122
#      LUT4_L                      : 126
#      MULT_AND                    : 50
#      MUXCY                       : 677
#      MUXF5                       : 42
#      VCC                         : 1
#      XORCY                       : 362
# FlipFlops/Latches                : 103
#      FDR                         : 16
#      FDRE                        : 87
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                     1393  out of   5888    23%  
 Number of Slice Flip Flops:            103  out of  11776     0%  
 Number of 4 input LUTs:               2558  out of  11776    21%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    372     0%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 172.456ns (Maximum Frequency: 5.799MHz)
   Minimum input arrival time before clock: 3.003ns
   Maximum output required time after clock: 8.033ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 172.456ns (frequency: 5.799MHz)
  Total number of paths / destination ports: 3157422939352643800000000000000000000000000000000 / 95
-------------------------------------------------------------------------
Delay:               172.456ns (Levels of Logic = 190)
  Source:            U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_0_1 (FF)
  Destination:       U_Decoder/U_D_FF15/q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_0_1 to U_Decoder/U_D_FF15/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.591   1.165  U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_0_1 (U_Decoder/GEN_REG_INPUT[31].U_D_FF_Inputs/q_0_1)
     LUT2:I1->O            1   0.643   0.452  U_Decoder/F530/positive_lamdaA<1>1 (U_Decoder/F530/positive_lamdaA<1>)
     LUT3:I2->O            1   0.648   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_lut<1> (U_Decoder/F530/Mcompar_min_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<1> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<2> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<3> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<4> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F530/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            4   0.648   0.590  U_Decoder/F530/lamdaOut<2>1 (U_Decoder/P<4><30><2>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G430/Madd_lamdaOut_lut<2> (U_Decoder/G430/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G430/Madd_lamdaOut_cy<2> (U_Decoder/G430/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           9   0.844   0.852  U_Decoder/G430/Madd_lamdaOut_xor<3> (U_Decoder/P<3><30><3>)
     LUT3_D:I2->O          3   0.648   0.534  U_Decoder/F326/lamdaOut<5>1_SW1_SW2 (N1851)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F326/positive_lamdaB<5>1 (U_Decoder/F326/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F326/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F326/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F326/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F326/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           9   0.269   0.852  U_Decoder/F326/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F326/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            1   0.648   0.452  U_Decoder/F326/min<3>1 (U_Decoder/F326/min<3>)
     LUT4:I2->O            1   0.648   0.423  U_Decoder/F326/lamdaOut<4>1 (U_Decoder/P<2><26><4>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G226/Madd_lamdaOut_lut<4> (U_Decoder/G226/Madd_lamdaOut_lut<4>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G226/Madd_lamdaOut_cy<4> (U_Decoder/G226/Madd_lamdaOut_cy<4>)
     XORCY:CI->O           1   0.844   0.563  U_Decoder/G226/Madd_lamdaOut_xor<5> (U_Decoder/P<1><26><5>)
     LUT2:I0->O            1   0.648   0.000  U_Decoder/G126/Madd_lamdaOut_lut<5> (U_Decoder/G126/Madd_lamdaOut_lut<5>)
     MUXCY:S->O            0   0.632   0.000  U_Decoder/G126/Madd_lamdaOut_cy<5> (U_Decoder/G126/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          58   0.844   1.273  U_Decoder/G126/Madd_lamdaOut_xor<6> (U_Decoder/P<0><26><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G330/Madd_lamdaOut_lut<2> (U_Decoder/G330/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G330/Madd_lamdaOut_cy<2> (U_Decoder/G330/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           8   0.844   0.789  U_Decoder/G330/Madd_lamdaOut_xor<3> (U_Decoder/P<2><30><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F222/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2296)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F222/positive_lamdaB<5>1 (U_Decoder/F222/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F222/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F222/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F222/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F222/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           9   0.269   0.852  U_Decoder/F222/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F222/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            1   0.648   0.452  U_Decoder/F222/min<3>1 (U_Decoder/F222/min<3>)
     LUT4:I2->O            1   0.648   0.423  U_Decoder/F222/lamdaOut<4>1 (U_Decoder/P<1><22><4>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G122/Madd_lamdaOut_lut<4> (U_Decoder/G122/Madd_lamdaOut_lut<4>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G122/Madd_lamdaOut_cy<4> (U_Decoder/G122/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G122/Madd_lamdaOut_cy<5> (U_Decoder/G122/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          48   0.844   1.270  U_Decoder/G122/Madd_lamdaOut_xor<6> (U_Decoder/P<0><22><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G230/Madd_lamdaOut_lut<2> (U_Decoder/G230/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G230/Madd_lamdaOut_cy<2> (U_Decoder/G230/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           5   0.844   0.665  U_Decoder/G230/Madd_lamdaOut_xor<3> (U_Decoder/P<1><30><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F114/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2300)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F114/positive_lamdaB<5>1 (U_Decoder/F114/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F114/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F114/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F114/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F114/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F114/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F114/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            3   0.648   0.563  U_Decoder/F114/min<6> (U_Decoder/F114/min<6>)
     LUT4:I2->O           14   0.648   1.003  U_Decoder/F114/lamdaOut<6>1_1 (U_Decoder/F114/lamdaOut<6>1)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G130/Madd_lamdaOut_lut<2> (U_Decoder/G130/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G130/Madd_lamdaOut_cy<2> (U_Decoder/G130/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G130/Madd_lamdaOut_cy<3> (U_Decoder/G130/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G130/Madd_lamdaOut_cy<4> (U_Decoder/G130/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G130/Madd_lamdaOut_cy<5> (U_Decoder/G130/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          87   0.844   1.283  U_Decoder/G130/Madd_lamdaOut_xor<6> (U_Decoder/P<0><30><6>)
     LUT4:I3->O           11   0.648   0.936  U_Decoder/Partials/Mxor_partial_sums<5><1>_xo<0>1 (U_Decoder/s<5><0>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G51/Madd_lamdaOut_lut<2> (U_Decoder/G51/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G51/Madd_lamdaOut_cy<2> (U_Decoder/G51/Madd_lamdaOut_cy<2>)
     XORCY:CI->O          15   0.844   1.049  U_Decoder/G51/Madd_lamdaOut_xor<3> (U_Decoder/P<4><1><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F41/Madd_positive_lamdaA_addsub0000_cy<4>11_SW0 (N2080)
     LUT4:I3->O            1   0.648   0.452  U_Decoder/F41/Madd_positive_lamdaA_addsub0000_xor<6>11 (U_Decoder/F41/positive_lamdaA_addsub0000<6>)
     LUT4:I2->O            1   0.648   0.000  U_Decoder/F41/Mcompar_min_cmp_lt0000_lut<6> (U_Decoder/F41/Mcompar_min_cmp_lt0000_lut<6>)
     MUXCY:S->O           21   0.836   1.160  U_Decoder/F41/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F41/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O           11   0.648   0.936  U_Decoder/F41/min<1>1 (U_Decoder/F31/positive_lamdaA<1>)
     LUT4_D:I3->O          9   0.648   0.852  U_Decoder/F41/lamdaOut<4>1 (U_Decoder/P<3><1><4>)
     LUT4:I2->O            1   0.648   0.423  U_Decoder/F31/Madd_positive_lamdaA_addsub0000_xor<6>11 (U_Decoder/F31/positive_lamdaA_addsub0000<6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F31/Mcompar_min_cmp_lt0000_lut<6> (U_Decoder/F31/Mcompar_min_cmp_lt0000_lut<6>)
     MUXCY:S->O            9   0.836   0.852  U_Decoder/F31/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F31/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            1   0.648   0.423  U_Decoder/F31/min<4>1 (U_Decoder/F31/min<4>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G29/Madd_lamdaOut_lut<4> (U_Decoder/G29/Madd_lamdaOut_lut<4>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G29/Madd_lamdaOut_cy<4> (U_Decoder/G29/Madd_lamdaOut_cy<4>)
     XORCY:CI->O           1   0.844   0.500  U_Decoder/G29/Madd_lamdaOut_xor<5> (U_Decoder/P<1><9><5>)
     LUT2:I1->O            1   0.643   0.000  U_Decoder/G125/Madd_lamdaOut_lut<5> (U_Decoder/G125/Madd_lamdaOut_lut<5>)
     MUXCY:S->O            0   0.632   0.000  U_Decoder/G125/Madd_lamdaOut_cy<5> (U_Decoder/G125/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          55   0.844   1.272  U_Decoder/G125/Madd_lamdaOut_xor<6> (U_Decoder/P<0><25><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G329/Madd_lamdaOut_lut<2> (U_Decoder/G329/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G329/Madd_lamdaOut_cy<2> (U_Decoder/G329/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           8   0.844   0.789  U_Decoder/G329/Madd_lamdaOut_xor<3> (U_Decoder/P<2><29><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F221/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2298)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F221/positive_lamdaB<5>1 (U_Decoder/F221/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F221/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F221/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F221/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F221/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           9   0.269   0.852  U_Decoder/F221/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F221/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            1   0.648   0.452  U_Decoder/F221/min<3>1 (U_Decoder/F221/min<3>)
     LUT4:I2->O            1   0.648   0.423  U_Decoder/F221/lamdaOut<4>1 (U_Decoder/P<1><21><4>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G121/Madd_lamdaOut_lut<4> (U_Decoder/G121/Madd_lamdaOut_lut<4>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G121/Madd_lamdaOut_cy<4> (U_Decoder/G121/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G121/Madd_lamdaOut_cy<5> (U_Decoder/G121/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          36   0.844   1.266  U_Decoder/G121/Madd_lamdaOut_xor<6> (U_Decoder/P<0><21><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G229/Madd_lamdaOut_lut<2> (U_Decoder/G229/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G229/Madd_lamdaOut_cy<2> (U_Decoder/G229/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           5   0.844   0.665  U_Decoder/G229/Madd_lamdaOut_xor<3> (U_Decoder/P<1><29><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F113/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2302)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F113/positive_lamdaB<5>1 (U_Decoder/F113/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F113/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F113/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F113/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F113/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.531  U_Decoder/F113/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F113/Mcompar_min_cmp_lt0000_cy<6>)
     MUXF5:S->O            3   0.756   0.534  U_Decoder/F113/Madd_lamdaOut_addsub0000_cy<4>1 (U_Decoder/F113/Madd_lamdaOut_addsub0000_cy<4>)
     LUT4:I3->O           11   0.648   0.936  U_Decoder/F113/lamdaOut<6>1_1 (U_Decoder/F113/lamdaOut<6>1)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G129/Madd_lamdaOut_lut<2> (U_Decoder/G129/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G129/Madd_lamdaOut_cy<2> (U_Decoder/G129/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G129/Madd_lamdaOut_cy<3> (U_Decoder/G129/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G129/Madd_lamdaOut_cy<4> (U_Decoder/G129/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G129/Madd_lamdaOut_cy<5> (U_Decoder/G129/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          39   0.844   1.267  U_Decoder/G129/Madd_lamdaOut_xor<6> (U_Decoder/P<0><29><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G415/Madd_lamdaOut_lut<2> (U_Decoder/G415/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G415/Madd_lamdaOut_cy<2> (U_Decoder/G415/Madd_lamdaOut_cy<2>)
     XORCY:CI->O          13   0.844   1.015  U_Decoder/G415/Madd_lamdaOut_xor<3> (U_Decoder/P<3><15><3>)
     LUT3_D:I2->O          2   0.648   0.450  U_Decoder/F311/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2330)
     LUT4:I3->O            1   0.648   0.420  U_Decoder/F311/Madd_positive_lamdaB_addsub0000_xor<6>11 (U_Decoder/F311/positive_lamdaB<6>_mand)
     MULT_AND:I1->LO       0   0.654   0.000  U_Decoder/F311/positive_lamdaB<6>_mand (U_Decoder/F311/positive_lamdaB<6>_mand1)
     MUXCY:DI->O          18   0.991   1.100  U_Decoder/F311/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F311/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            5   0.648   0.636  U_Decoder/F311/min<5>1 (U_Decoder/F311/min<5>)
     LUT4:I3->O           10   0.648   0.914  U_Decoder/F311/lamdaOut<6>1_1 (U_Decoder/F311/lamdaOut<6>1)
     LUT3:I2->O            6   0.648   0.672  U_Decoder/F23/positive_lamdaB<3>1 (U_Decoder/F23/positive_lamdaB<3>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F23/Mcompar_min_cmp_lt0000_lut<3> (U_Decoder/F23/Mcompar_min_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<3> (U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<4> (U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O          24   0.269   1.284  U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F23/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3:I2->O            9   0.648   0.823  U_Decoder/F23/min<1>1 (U_Decoder/F13/positive_lamdaA<1>)
     LUT4:I3->O           12   0.648   0.993  U_Decoder/F23/lamdaOut<6>1 (U_Decoder/P<1><3><6>)
     LUT3:I2->O            1   0.648   0.423  U_Decoder/F13/positive_lamdaB<3>1_SW0 (N2371)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F13/Mcompar_min_cmp_lt0000_lut<3> (U_Decoder/F13/Mcompar_min_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<3> (U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<4> (U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F13/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            1   0.648   0.452  U_Decoder/F13/Madd_lamdaOut_addsub0000_cy<4>1 (U_Decoder/F13/Madd_lamdaOut_addsub0000_cy<4>)
     LUT4:I2->O           12   0.648   0.964  U_Decoder/F13/lamdaOut<6>1 (U_Decoder/P<0><3><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G119/Madd_lamdaOut_lut<2> (U_Decoder/G119/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G119/Madd_lamdaOut_cy<2> (U_Decoder/G119/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G119/Madd_lamdaOut_cy<3> (U_Decoder/G119/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G119/Madd_lamdaOut_cy<4> (U_Decoder/G119/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G119/Madd_lamdaOut_cy<5> (U_Decoder/G119/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          17   0.844   1.054  U_Decoder/G119/Madd_lamdaOut_xor<6> (U_Decoder/P<0><19><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G227/Madd_lamdaOut_lut<2> (U_Decoder/G227/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G227/Madd_lamdaOut_cy<2> (U_Decoder/G227/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           4   0.844   0.619  U_Decoder/G227/Madd_lamdaOut_xor<3> (U_Decoder/P<1><27><3>)
     LUT3_D:I2->O          3   0.648   0.534  U_Decoder/F111/Madd_lamdaOut_addsub0000_cy<4>1_SW0 (N138)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F111/positive_lamdaB<5>1 (U_Decoder/F111/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F111/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F111/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F111/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F111/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F111/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F111/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            1   0.648   0.452  U_Decoder/F111/Madd_lamdaOut_addsub0000_cy<4>1 (U_Decoder/F111/Madd_lamdaOut_addsub0000_cy<4>)
     LUT4:I2->O           16   0.648   1.037  U_Decoder/F111/lamdaOut<6>1 (U_Decoder/P<0><11><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G127/Madd_lamdaOut_lut<2> (U_Decoder/G127/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G127/Madd_lamdaOut_cy<2> (U_Decoder/G127/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G127/Madd_lamdaOut_cy<3> (U_Decoder/G127/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G127/Madd_lamdaOut_cy<4> (U_Decoder/G127/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G127/Madd_lamdaOut_cy<5> (U_Decoder/G127/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          21   0.844   1.131  U_Decoder/G127/Madd_lamdaOut_xor<6> (U_Decoder/P<0><27><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G315/Madd_lamdaOut_lut<2> (U_Decoder/G315/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G315/Madd_lamdaOut_cy<2> (U_Decoder/G315/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           8   0.844   0.789  U_Decoder/G315/Madd_lamdaOut_xor<3> (U_Decoder/P<2><15><3>)
     LUT3_D:I2->O          5   0.648   0.636  U_Decoder/F27/Madd_positive_lamdaB_addsub0000_cy<4>11_SW0 (N2290)
     LUT4:I3->O            1   0.648   0.420  U_Decoder/F27/Madd_positive_lamdaB_addsub0000_xor<6>11 (U_Decoder/F27/positive_lamdaB<6>_mand)
     MULT_AND:I1->LO       0   0.654   0.000  U_Decoder/F27/positive_lamdaB<6>_mand (U_Decoder/F27/positive_lamdaB<6>_mand1)
     MUXCY:DI->O          24   0.991   1.284  U_Decoder/F27/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F27/Mcompar_min_cmp_lt0000_cy<6>)
     LUT3_D:I2->O          2   0.648   0.479  U_Decoder/F27/min<5>1 (U_Decoder/F27/min<5>)
     LUT3:I2->O            1   0.648   0.000  U_Decoder/F27/Madd_lamdaOut_addsub0000_cy<4>11_SW1_G (N3026)
     MUXF5:I1->O           1   0.276   0.423  U_Decoder/F27/Madd_lamdaOut_addsub0000_cy<4>11_SW1 (N1834)
     LUT4_D:I3->O          4   0.648   0.590  U_Decoder/F27/lamdaOut<5>1 (U_Decoder/P<1><7><5>)
     LUT4:I3->O            1   0.648   0.420  U_Decoder/F17/positive_lamdaA<5>1 (U_Decoder/F17/positive_lamdaA<5>)
     MUXCY:DI->O           1   0.787   0.000  U_Decoder/F17/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F17/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F17/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F17/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            1   0.648   0.452  U_Decoder/F17/Madd_lamdaOut_addsub0000_cy<4>1 (U_Decoder/F17/Madd_lamdaOut_addsub0000_cy<4>)
     LUT4:I2->O           11   0.648   0.936  U_Decoder/F17/lamdaOut<6>1 (U_Decoder/P<0><7><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G123/Madd_lamdaOut_lut<2> (U_Decoder/G123/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G123/Madd_lamdaOut_cy<2> (U_Decoder/G123/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G123/Madd_lamdaOut_cy<3> (U_Decoder/G123/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G123/Madd_lamdaOut_cy<4> (U_Decoder/G123/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G123/Madd_lamdaOut_cy<5> (U_Decoder/G123/Madd_lamdaOut_cy<5>)
     XORCY:CI->O          11   0.844   0.936  U_Decoder/G123/Madd_lamdaOut_xor<6> (U_Decoder/P<0><23><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G231/Madd_lamdaOut_lut<2> (U_Decoder/G231/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G231/Madd_lamdaOut_cy<2> (U_Decoder/G231/Madd_lamdaOut_cy<2>)
     XORCY:CI->O           4   0.844   0.619  U_Decoder/G231/Madd_lamdaOut_xor<3> (U_Decoder/P<1><31><3>)
     LUT3_D:I2->O          3   0.648   0.534  U_Decoder/F115/Madd_lamdaOut_addsub0000_cy<4>1_SW0 (N132)
     LUT4:I3->O            2   0.648   0.450  U_Decoder/F115/positive_lamdaB<5>1 (U_Decoder/F115/positive_lamdaB<5>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/F115/Mcompar_min_cmp_lt0000_lut<5> (U_Decoder/F115/Mcompar_min_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/F115/Mcompar_min_cmp_lt0000_cy<5> (U_Decoder/F115/Mcompar_min_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.269   0.534  U_Decoder/F115/Mcompar_min_cmp_lt0000_cy<6> (U_Decoder/F115/Mcompar_min_cmp_lt0000_cy<6>)
     LUT4:I3->O            1   0.648   0.452  U_Decoder/F115/Madd_lamdaOut_addsub0000_cy<4>1 (U_Decoder/F115/Madd_lamdaOut_addsub0000_cy<4>)
     LUT4:I2->O            6   0.648   0.672  U_Decoder/F115/lamdaOut<6>1 (U_Decoder/P<0><15><6>)
     LUT4:I3->O            1   0.648   0.000  U_Decoder/G131/Madd_lamdaOut_lut<2> (U_Decoder/G131/Madd_lamdaOut_lut<2>)
     MUXCY:S->O            1   0.632   0.000  U_Decoder/G131/Madd_lamdaOut_cy<2> (U_Decoder/G131/Madd_lamdaOut_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G131/Madd_lamdaOut_cy<3> (U_Decoder/G131/Madd_lamdaOut_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U_Decoder/G131/Madd_lamdaOut_cy<4> (U_Decoder/G131/Madd_lamdaOut_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  U_Decoder/G131/Madd_lamdaOut_cy<5> (U_Decoder/G131/Madd_lamdaOut_cy<5>)
     XORCY:CI->O           1   0.844   0.000  U_Decoder/G131/Madd_lamdaOut_xor<6> (U_Decoder/P<0><31><6>)
     FDRE:D                    0.252          U_Decoder/U_D_FF15/q
    ----------------------------------------
    Total                    172.456ns (108.209ns logic, 64.247ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 103 / 103
-------------------------------------------------------------------------
Offset:              3.003ns (Levels of Logic = 1)
  Source:            boot (PAD)
  Destination:       U_Input_Generator/Pre_Q_0 (FF)
  Destination Clock: clk rising

  Data Path: boot to U_Input_Generator/Pre_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           103   0.849   1.285  boot_IBUF (boot_IBUF)
     FDR:R                     0.869          U_Input_Generator/Pre_Q_0
    ----------------------------------------
    Total                      3.003ns (1.718ns logic, 1.285ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              8.033ns (Levels of Logic = 10)
  Source:            U_Decoder/U_D_FF11/q (FF)
  Destination:       correct (PAD)
  Source Clock:      clk rising

  Data Path: U_Decoder/U_D_FF11/q to correct
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.563  U_Decoder/U_D_FF11/q (U_Decoder/U_D_FF11/q)
     LUT4:I0->O            1   0.648   0.000  correct_cmp_eq0000_wg_lut<0> (correct_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  correct_cmp_eq0000_wg_cy<0> (correct_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<1> (correct_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<2> (correct_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<3> (correct_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<4> (correct_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<5> (correct_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  correct_cmp_eq0000_wg_cy<6> (correct_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  correct_cmp_eq0000_wg_cy<7> (correct_OBUF)
     OBUF:I->O                 4.520          correct_OBUF (correct)
    ----------------------------------------
    Total                      8.033ns (7.050ns logic, 0.983ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.32 secs
 
--> 

Total memory usage is 345216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   35 (   0 filtered)

