# system info my_sys on 2023.10.06.06:02:19
system_info:
name,value
DEVICE,AGFB014R24A3E3VR0
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for my_sys on 2023.10.06.06:02:19
files:
filepath,kind,attributes,module,is_top
sim/my_sys.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys,true
altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_ljevaky.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_mm_interconnect_1920_ljevaky,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/my_sys_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1921/sim/my_sys_altera_merlin_master_agent_1921_2inlndi.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_master_agent_1921_2inlndi,false
altera_merlin_slave_agent_1921/sim/my_sys_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_1921_b6r3djy,false
altera_avalon_sc_fifo_1931/sim/my_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_fayquga.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_fayquga,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_dqqcyfy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_dqqcyfy,false
altera_merlin_burst_adapter_1931/sim/my_sys_altera_merlin_burst_adapter_1931_jz6s6si.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1931_jz6s6si,false
altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_shs6jxq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_demultiplexer_1921_shs6jxq,false
altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_r2zsswy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1922_r2zsswy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1922_r2zsswy,false
altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_oxmecli.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1922_oxmecli,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1922_oxmecli,false
altera_merlin_burst_adapter_1931/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_di24zwa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_di24zwa,false
altera_avalon_st_pipeline_stage_1930/sim/my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys.clock_in,my_sys_clock_in
my_sys.mm_master_bfm_0,my_sys_mm_master_bfm_0
my_sys.onchip_memory2_0,my_sys_onchip_memory2_0
my_sys.reset_in,my_sys_reset_in
my_sys.mm_interconnect_0,my_sys_altera_mm_interconnect_1920_ljevaky
my_sys.mm_interconnect_0.mm_master_bfm_0_m0_translator,my_sys_altera_merlin_master_translator_192_lykd4la
my_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,my_sys_altera_merlin_slave_translator_191_x56fcki
my_sys.mm_interconnect_0.mm_master_bfm_0_m0_agent,my_sys_altera_merlin_master_agent_1921_2inlndi
my_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,my_sys_altera_merlin_slave_agent_1921_b6r3djy
my_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy
my_sys.mm_interconnect_0.router,my_sys_altera_merlin_router_1921_fayquga
my_sys.mm_interconnect_0.router_001,my_sys_altera_merlin_router_1921_dqqcyfy
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,my_sys_altera_merlin_burst_adapter_1931_jz6s6si
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_di24zwa
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
my_sys.mm_interconnect_0.cmd_demux,my_sys_altera_merlin_demultiplexer_1921_shs6jxq
my_sys.mm_interconnect_0.rsp_demux,my_sys_altera_merlin_demultiplexer_1921_shs6jxq
my_sys.mm_interconnect_0.cmd_mux,my_sys_altera_merlin_multiplexer_1922_r2zsswy
my_sys.mm_interconnect_0.rsp_mux,my_sys_altera_merlin_multiplexer_1922_oxmecli
my_sys.rst_controller,altera_reset_controller
my_sys.rst_controller_001,altera_reset_controller
