// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_17ns_18s_35_1_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_out< sc_lv<16> > res_0_V;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_lv<16> > res_1_V;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_lv<16> > res_2_V;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_lv<16> > res_3_V;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_lv<16> > res_4_V;
    sc_out< sc_logic > res_4_V_ap_vld;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s_invert_table2* invert_table2_U;
    myproject_mul_mul_17ns_18s_35_1_1<1,1,17,18,35>* myproject_mul_mul_17ns_18s_35_1_1_U2166;
    myproject_mul_mul_17ns_18s_35_1_1<1,1,17,18,35>* myproject_mul_mul_17ns_18s_35_1_1_U2167;
    myproject_mul_mul_17ns_18s_35_1_1<1,1,17,18,35>* myproject_mul_mul_17ns_18s_35_1_1_U2168;
    myproject_mul_mul_17ns_18s_35_1_1<1,1,17,18,35>* myproject_mul_mul_17ns_18s_35_1_1_U2169;
    myproject_mul_mul_17ns_18s_35_1_1<1,1,17,18,35>* myproject_mul_mul_17ns_18s_35_1_1_U2170;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<10> > y_V_fu_609_p3;
    sc_signal< sc_lv<10> > y_V_reg_2239;
    sc_signal< sc_lv<10> > y_V_1_fu_643_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_2244;
    sc_signal< sc_lv<10> > y_V_2_fu_677_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_2249;
    sc_signal< sc_lv<10> > y_V_3_fu_711_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_2254;
    sc_signal< sc_lv<10> > y_V_4_fu_745_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_2259;
    sc_signal< sc_lv<10> > y_V_4_reg_2259_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_2284;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_2284_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_2289;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_2289_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_2294;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_2294_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_2299;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_2299_pp0_iter3_reg;
    sc_signal< sc_lv<18> > p_Val2_16_fu_915_p3;
    sc_signal< sc_lv<18> > p_Val2_16_reg_2309;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_2315;
    sc_signal< sc_lv<35> > mul_ln1118_fu_2184_p2;
    sc_signal< sc_lv<35> > mul_ln1118_reg_2325;
    sc_signal< sc_lv<1> > tmp_31_reg_2331;
    sc_signal< sc_lv<16> > trunc_ln2_reg_2337;
    sc_signal< sc_lv<1> > tmp_33_reg_2342;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1069_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_2347;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_1084_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_2352;
    sc_signal< sc_lv<1> > icmp_ln768_fu_1090_p2;
    sc_signal< sc_lv<1> > icmp_ln768_reg_2359;
    sc_signal< sc_lv<35> > mul_ln1118_1_fu_2195_p2;
    sc_signal< sc_lv<35> > mul_ln1118_1_reg_2364;
    sc_signal< sc_lv<1> > tmp_37_reg_2370;
    sc_signal< sc_lv<16> > trunc_ln708_1_reg_2376;
    sc_signal< sc_lv<1> > tmp_39_reg_2381;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_1131_p2;
    sc_signal< sc_lv<1> > icmp_ln879_2_reg_2386;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_1146_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_2391;
    sc_signal< sc_lv<1> > icmp_ln768_1_fu_1152_p2;
    sc_signal< sc_lv<1> > icmp_ln768_1_reg_2398;
    sc_signal< sc_lv<35> > mul_ln1118_2_fu_2206_p2;
    sc_signal< sc_lv<35> > mul_ln1118_2_reg_2403;
    sc_signal< sc_lv<1> > tmp_43_reg_2409;
    sc_signal< sc_lv<16> > trunc_ln708_2_reg_2415;
    sc_signal< sc_lv<1> > tmp_45_reg_2420;
    sc_signal< sc_lv<1> > icmp_ln879_4_fu_1193_p2;
    sc_signal< sc_lv<1> > icmp_ln879_4_reg_2425;
    sc_signal< sc_lv<1> > icmp_ln879_5_fu_1208_p2;
    sc_signal< sc_lv<1> > icmp_ln879_5_reg_2430;
    sc_signal< sc_lv<1> > icmp_ln768_2_fu_1214_p2;
    sc_signal< sc_lv<1> > icmp_ln768_2_reg_2437;
    sc_signal< sc_lv<35> > mul_ln1118_3_fu_2217_p2;
    sc_signal< sc_lv<35> > mul_ln1118_3_reg_2442;
    sc_signal< sc_lv<1> > tmp_49_reg_2448;
    sc_signal< sc_lv<16> > trunc_ln708_3_reg_2454;
    sc_signal< sc_lv<1> > tmp_51_reg_2459;
    sc_signal< sc_lv<1> > icmp_ln879_6_fu_1255_p2;
    sc_signal< sc_lv<1> > icmp_ln879_6_reg_2464;
    sc_signal< sc_lv<1> > icmp_ln879_7_fu_1270_p2;
    sc_signal< sc_lv<1> > icmp_ln879_7_reg_2469;
    sc_signal< sc_lv<1> > icmp_ln768_3_fu_1276_p2;
    sc_signal< sc_lv<1> > icmp_ln768_3_reg_2476;
    sc_signal< sc_lv<35> > mul_ln1118_4_fu_2228_p2;
    sc_signal< sc_lv<35> > mul_ln1118_4_reg_2481;
    sc_signal< sc_lv<1> > tmp_55_reg_2487;
    sc_signal< sc_lv<16> > trunc_ln708_4_reg_2493;
    sc_signal< sc_lv<1> > tmp_57_reg_2498;
    sc_signal< sc_lv<1> > icmp_ln879_8_fu_1317_p2;
    sc_signal< sc_lv<1> > icmp_ln879_8_reg_2503;
    sc_signal< sc_lv<1> > icmp_ln879_9_fu_1332_p2;
    sc_signal< sc_lv<1> > icmp_ln879_9_reg_2508;
    sc_signal< sc_lv<1> > icmp_ln768_4_fu_1338_p2;
    sc_signal< sc_lv<1> > icmp_ln768_4_reg_2515;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln255_fu_753_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln255_1_fu_757_p1;
    sc_signal< sc_lv<64> > zext_ln255_2_fu_761_p1;
    sc_signal< sc_lv<64> > zext_ln255_3_fu_765_p1;
    sc_signal< sc_lv<64> > zext_ln255_4_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln265_fu_1025_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_243_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_243_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_243_p2;
    sc_signal< sc_lv<16> > select_ln66_fu_249_p1;
    sc_signal< sc_lv<16> > select_ln66_fu_249_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_257_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_257_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_257_p2;
    sc_signal< sc_lv<16> > select_ln66_1_fu_263_p1;
    sc_signal< sc_lv<16> > select_ln66_1_fu_263_p2;
    sc_signal< sc_lv<16> > select_ln66_fu_249_p3;
    sc_signal< sc_lv<16> > select_ln66_1_fu_263_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_271_p2;
    sc_signal< sc_lv<16> > select_ln66_2_fu_277_p3;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_285_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_285_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_291_p1;
    sc_signal< sc_lv<16> > sext_ln703_fu_299_p0;
    sc_signal< sc_lv<16> > x_max_V_fu_291_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_299_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_303_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_307_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_321_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_313_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_329_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_347_p2;
    sc_signal< sc_lv<16> > sext_ln703_2_fu_359_p0;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_359_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_363_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_377_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_369_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_385_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_403_p2;
    sc_signal< sc_lv<16> > sext_ln703_3_fu_415_p0;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_415_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_419_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_433_p3;
    sc_signal< sc_lv<1> > tmp_19_fu_425_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_441_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_459_p2;
    sc_signal< sc_lv<16> > sext_ln703_4_fu_471_p0;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_471_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_475_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_489_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_481_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_497_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_515_p2;
    sc_signal< sc_lv<16> > sext_ln703_5_fu_527_p0;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_527_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_531_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_545_p3;
    sc_signal< sc_lv<1> > tmp_23_fu_537_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_553_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_571_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_341_p2;
    sc_signal< sc_lv<10> > tmp_1_fu_583_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_335_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_353_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_593_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_601_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_397_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_617_p4;
    sc_signal< sc_lv<1> > and_ln786_5_fu_391_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_409_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_627_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_635_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_453_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_651_p4;
    sc_signal< sc_lv<1> > and_ln786_6_fu_447_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_465_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_661_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_669_p3;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_509_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_685_p4;
    sc_signal< sc_lv<1> > and_ln786_7_fu_503_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_521_p2;
    sc_signal< sc_lv<10> > select_ln340_11_fu_695_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_703_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_565_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_719_p4;
    sc_signal< sc_lv<1> > and_ln786_8_fu_559_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_577_p2;
    sc_signal< sc_lv<10> > select_ln340_13_fu_729_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_737_p3;
    sc_signal< sc_lv<18> > p_Val2_7_fu_777_p1;
    sc_signal< sc_lv<18> > p_Val2_6_fu_773_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_781_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_787_p3;
    sc_signal< sc_lv<18> > p_Val2_10_fu_807_p1;
    sc_signal< sc_lv<18> > p_Val2_9_fu_803_p1;
    sc_signal< sc_lv<18> > p_Val2_11_fu_811_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_817_p3;
    sc_signal< sc_lv<18> > p_Val2_12_fu_795_p3;
    sc_signal< sc_lv<18> > p_Val2_13_fu_825_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_833_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_837_p1;
    sc_signal< sc_lv<19> > ret_V_fu_841_p2;
    sc_signal< sc_lv<18> > p_Val2_15_fu_855_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_861_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_847_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_869_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_887_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_881_p2;
    sc_signal< sc_lv<1> > underflow_fu_875_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_893_p2;
    sc_signal< sc_lv<18> > select_ln340_17_fu_899_p3;
    sc_signal< sc_lv<18> > select_ln388_10_fu_907_p3;
    sc_signal< sc_lv<19> > rhs_V_1_fu_930_p1;
    sc_signal< sc_lv<19> > lhs_V_1_fu_927_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_934_p2;
    sc_signal< sc_lv<18> > p_Val2_17_fu_923_p1;
    sc_signal< sc_lv<18> > p_Val2_19_fu_948_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_953_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_940_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_961_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_979_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_973_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_991_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_967_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_985_p2;
    sc_signal< sc_lv<10> > select_ln340_19_fu_1001_p3;
    sc_signal< sc_lv<10> > select_ln388_11_fu_1009_p3;
    sc_signal< sc_lv<10> > y_V_5_fu_1017_p3;
    sc_signal< sc_lv<8> > tmp_2_fu_1060_p4;
    sc_signal< sc_lv<9> > tmp_4_fu_1075_p4;
    sc_signal< sc_lv<8> > tmp_fu_1122_p4;
    sc_signal< sc_lv<9> > tmp_6_fu_1137_p4;
    sc_signal< sc_lv<8> > tmp_8_fu_1184_p4;
    sc_signal< sc_lv<9> > tmp_10_fu_1199_p4;
    sc_signal< sc_lv<8> > tmp_11_fu_1246_p4;
    sc_signal< sc_lv<9> > tmp_12_fu_1261_p4;
    sc_signal< sc_lv<8> > tmp_13_fu_1308_p4;
    sc_signal< sc_lv<9> > tmp_14_fu_1323_p4;
    sc_signal< sc_lv<16> > zext_ln415_fu_1351_p1;
    sc_signal< sc_lv<16> > add_ln415_fu_1354_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1359_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1344_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_1367_p2;
    sc_signal< sc_lv<1> > and_ln416_fu_1373_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_1393_p3;
    sc_signal< sc_lv<1> > xor_ln779_fu_1400_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_1406_p2;
    sc_signal< sc_lv<1> > select_ln777_fu_1387_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_1379_p3;
    sc_signal< sc_lv<1> > xor_ln785_fu_1423_p2;
    sc_signal< sc_lv<1> > or_ln785_fu_1429_p2;
    sc_signal< sc_lv<1> > xor_ln785_1_fu_1435_p2;
    sc_signal< sc_lv<1> > select_ln416_fu_1411_p3;
    sc_signal< sc_lv<1> > and_ln781_fu_1418_p2;
    sc_signal< sc_lv<1> > and_ln786_9_fu_1446_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_1452_p2;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1458_p2;
    sc_signal< sc_lv<1> > and_ln786_10_fu_1464_p2;
    sc_signal< sc_lv<1> > and_ln785_fu_1440_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1475_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1469_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1481_p2;
    sc_signal< sc_lv<16> > select_ln340_5_fu_1487_p3;
    sc_signal< sc_lv<16> > select_ln388_5_fu_1495_p3;
    sc_signal< sc_lv<16> > zext_ln415_1_fu_1519_p1;
    sc_signal< sc_lv<16> > add_ln415_1_fu_1522_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_1527_p3;
    sc_signal< sc_lv<1> > tmp_38_fu_1512_p3;
    sc_signal< sc_lv<1> > xor_ln416_1_fu_1535_p2;
    sc_signal< sc_lv<1> > and_ln416_1_fu_1541_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_1561_p3;
    sc_signal< sc_lv<1> > xor_ln779_1_fu_1568_p2;
    sc_signal< sc_lv<1> > and_ln779_1_fu_1574_p2;
    sc_signal< sc_lv<1> > select_ln777_1_fu_1555_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_1547_p3;
    sc_signal< sc_lv<1> > xor_ln785_2_fu_1591_p2;
    sc_signal< sc_lv<1> > or_ln785_1_fu_1597_p2;
    sc_signal< sc_lv<1> > xor_ln785_3_fu_1603_p2;
    sc_signal< sc_lv<1> > select_ln416_1_fu_1579_p3;
    sc_signal< sc_lv<1> > and_ln781_1_fu_1586_p2;
    sc_signal< sc_lv<1> > and_ln786_1_fu_1614_p2;
    sc_signal< sc_lv<1> > or_ln786_1_fu_1620_p2;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1626_p2;
    sc_signal< sc_lv<1> > and_ln786_11_fu_1632_p2;
    sc_signal< sc_lv<1> > and_ln785_1_fu_1608_p2;
    sc_signal< sc_lv<1> > or_ln340_11_fu_1643_p2;
    sc_signal< sc_lv<1> > or_ln340_10_fu_1637_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_1649_p2;
    sc_signal< sc_lv<16> > select_ln340_6_fu_1655_p3;
    sc_signal< sc_lv<16> > select_ln388_6_fu_1663_p3;
    sc_signal< sc_lv<16> > zext_ln415_2_fu_1687_p1;
    sc_signal< sc_lv<16> > add_ln415_2_fu_1690_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_1695_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_1680_p3;
    sc_signal< sc_lv<1> > xor_ln416_2_fu_1703_p2;
    sc_signal< sc_lv<1> > and_ln416_2_fu_1709_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_1729_p3;
    sc_signal< sc_lv<1> > xor_ln779_2_fu_1736_p2;
    sc_signal< sc_lv<1> > and_ln779_2_fu_1742_p2;
    sc_signal< sc_lv<1> > select_ln777_2_fu_1723_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_1715_p3;
    sc_signal< sc_lv<1> > xor_ln785_4_fu_1759_p2;
    sc_signal< sc_lv<1> > or_ln785_2_fu_1765_p2;
    sc_signal< sc_lv<1> > xor_ln785_5_fu_1771_p2;
    sc_signal< sc_lv<1> > select_ln416_2_fu_1747_p3;
    sc_signal< sc_lv<1> > and_ln781_2_fu_1754_p2;
    sc_signal< sc_lv<1> > and_ln786_2_fu_1782_p2;
    sc_signal< sc_lv<1> > or_ln786_2_fu_1788_p2;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_1794_p2;
    sc_signal< sc_lv<1> > and_ln786_12_fu_1800_p2;
    sc_signal< sc_lv<1> > and_ln785_2_fu_1776_p2;
    sc_signal< sc_lv<1> > or_ln340_14_fu_1811_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_1805_p2;
    sc_signal< sc_lv<1> > or_ln340_15_fu_1817_p2;
    sc_signal< sc_lv<16> > select_ln340_7_fu_1823_p3;
    sc_signal< sc_lv<16> > select_ln388_7_fu_1831_p3;
    sc_signal< sc_lv<16> > zext_ln415_3_fu_1855_p1;
    sc_signal< sc_lv<16> > add_ln415_3_fu_1858_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_1863_p3;
    sc_signal< sc_lv<1> > tmp_50_fu_1848_p3;
    sc_signal< sc_lv<1> > xor_ln416_3_fu_1871_p2;
    sc_signal< sc_lv<1> > and_ln416_3_fu_1877_p2;
    sc_signal< sc_lv<1> > tmp_54_fu_1897_p3;
    sc_signal< sc_lv<1> > xor_ln779_3_fu_1904_p2;
    sc_signal< sc_lv<1> > and_ln779_3_fu_1910_p2;
    sc_signal< sc_lv<1> > select_ln777_3_fu_1891_p3;
    sc_signal< sc_lv<1> > tmp_53_fu_1883_p3;
    sc_signal< sc_lv<1> > xor_ln785_6_fu_1927_p2;
    sc_signal< sc_lv<1> > or_ln785_3_fu_1933_p2;
    sc_signal< sc_lv<1> > xor_ln785_7_fu_1939_p2;
    sc_signal< sc_lv<1> > select_ln416_3_fu_1915_p3;
    sc_signal< sc_lv<1> > and_ln781_3_fu_1922_p2;
    sc_signal< sc_lv<1> > and_ln786_3_fu_1950_p2;
    sc_signal< sc_lv<1> > or_ln786_3_fu_1956_p2;
    sc_signal< sc_lv<1> > xor_ln786_10_fu_1962_p2;
    sc_signal< sc_lv<1> > and_ln786_13_fu_1968_p2;
    sc_signal< sc_lv<1> > and_ln785_3_fu_1944_p2;
    sc_signal< sc_lv<1> > or_ln340_17_fu_1979_p2;
    sc_signal< sc_lv<1> > or_ln340_16_fu_1973_p2;
    sc_signal< sc_lv<1> > or_ln340_18_fu_1985_p2;
    sc_signal< sc_lv<16> > select_ln340_8_fu_1991_p3;
    sc_signal< sc_lv<16> > select_ln388_8_fu_1999_p3;
    sc_signal< sc_lv<16> > zext_ln415_4_fu_2023_p1;
    sc_signal< sc_lv<16> > add_ln415_4_fu_2026_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_2031_p3;
    sc_signal< sc_lv<1> > tmp_56_fu_2016_p3;
    sc_signal< sc_lv<1> > xor_ln416_4_fu_2039_p2;
    sc_signal< sc_lv<1> > and_ln416_4_fu_2045_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_2065_p3;
    sc_signal< sc_lv<1> > xor_ln779_4_fu_2072_p2;
    sc_signal< sc_lv<1> > and_ln779_4_fu_2078_p2;
    sc_signal< sc_lv<1> > select_ln777_4_fu_2059_p3;
    sc_signal< sc_lv<1> > tmp_59_fu_2051_p3;
    sc_signal< sc_lv<1> > xor_ln785_8_fu_2095_p2;
    sc_signal< sc_lv<1> > or_ln785_4_fu_2101_p2;
    sc_signal< sc_lv<1> > xor_ln785_9_fu_2107_p2;
    sc_signal< sc_lv<1> > select_ln416_4_fu_2083_p3;
    sc_signal< sc_lv<1> > and_ln781_4_fu_2090_p2;
    sc_signal< sc_lv<1> > and_ln786_4_fu_2118_p2;
    sc_signal< sc_lv<1> > or_ln786_4_fu_2124_p2;
    sc_signal< sc_lv<1> > xor_ln786_11_fu_2130_p2;
    sc_signal< sc_lv<1> > and_ln786_14_fu_2136_p2;
    sc_signal< sc_lv<1> > and_ln785_4_fu_2112_p2;
    sc_signal< sc_lv<1> > or_ln340_20_fu_2147_p2;
    sc_signal< sc_lv<1> > or_ln340_19_fu_2141_p2;
    sc_signal< sc_lv<1> > or_ln340_21_fu_2153_p2;
    sc_signal< sc_lv<16> > select_ln340_9_fu_2159_p3;
    sc_signal< sc_lv<16> > select_ln388_9_fu_2167_p3;
    sc_signal< sc_lv<17> > mul_ln1118_fu_2184_p0;
    sc_signal< sc_lv<18> > mul_ln1118_fu_2184_p1;
    sc_signal< sc_lv<35> > sext_ln1116_fu_1030_p1;
    sc_signal< sc_lv<17> > mul_ln1118_1_fu_2195_p0;
    sc_signal< sc_lv<18> > mul_ln1118_1_fu_2195_p1;
    sc_signal< sc_lv<17> > mul_ln1118_2_fu_2206_p0;
    sc_signal< sc_lv<18> > mul_ln1118_2_fu_2206_p1;
    sc_signal< sc_lv<17> > mul_ln1118_3_fu_2217_p0;
    sc_signal< sc_lv<18> > mul_ln1118_3_fu_2217_p1;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_2228_p0;
    sc_signal< sc_lv<18> > mul_ln1118_4_fu_2228_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to4;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<35> > mul_ln1118_1_fu_2195_p00;
    sc_signal< sc_lv<35> > mul_ln1118_2_fu_2206_p00;
    sc_signal< sc_lv<35> > mul_ln1118_3_fu_2217_p00;
    sc_signal< sc_lv<35> > mul_ln1118_4_fu_2228_p00;
    sc_signal< sc_lv<35> > mul_ln1118_fu_2184_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_8000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln415_1_fu_1522_p2();
    void thread_add_ln415_2_fu_1690_p2();
    void thread_add_ln415_3_fu_1858_p2();
    void thread_add_ln415_4_fu_2026_p2();
    void thread_add_ln415_fu_1354_p2();
    void thread_and_ln416_1_fu_1541_p2();
    void thread_and_ln416_2_fu_1709_p2();
    void thread_and_ln416_3_fu_1877_p2();
    void thread_and_ln416_4_fu_2045_p2();
    void thread_and_ln416_fu_1373_p2();
    void thread_and_ln779_1_fu_1574_p2();
    void thread_and_ln779_2_fu_1742_p2();
    void thread_and_ln779_3_fu_1910_p2();
    void thread_and_ln779_4_fu_2078_p2();
    void thread_and_ln779_fu_1406_p2();
    void thread_and_ln781_1_fu_1586_p2();
    void thread_and_ln781_2_fu_1754_p2();
    void thread_and_ln781_3_fu_1922_p2();
    void thread_and_ln781_4_fu_2090_p2();
    void thread_and_ln781_fu_1418_p2();
    void thread_and_ln785_1_fu_1608_p2();
    void thread_and_ln785_2_fu_1776_p2();
    void thread_and_ln785_3_fu_1944_p2();
    void thread_and_ln785_4_fu_2112_p2();
    void thread_and_ln785_fu_1440_p2();
    void thread_and_ln786_10_fu_1464_p2();
    void thread_and_ln786_11_fu_1632_p2();
    void thread_and_ln786_12_fu_1800_p2();
    void thread_and_ln786_13_fu_1968_p2();
    void thread_and_ln786_14_fu_2136_p2();
    void thread_and_ln786_1_fu_1614_p2();
    void thread_and_ln786_2_fu_1782_p2();
    void thread_and_ln786_3_fu_1950_p2();
    void thread_and_ln786_4_fu_2118_p2();
    void thread_and_ln786_5_fu_391_p2();
    void thread_and_ln786_6_fu_447_p2();
    void thread_and_ln786_7_fu_503_p2();
    void thread_and_ln786_8_fu_559_p2();
    void thread_and_ln786_9_fu_1446_p2();
    void thread_and_ln786_fu_335_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_icmp_ln1496_1_fu_257_p0();
    void thread_icmp_ln1496_1_fu_257_p1();
    void thread_icmp_ln1496_1_fu_257_p2();
    void thread_icmp_ln1496_2_fu_271_p2();
    void thread_icmp_ln1496_3_fu_285_p1();
    void thread_icmp_ln1496_3_fu_285_p2();
    void thread_icmp_ln1496_fu_243_p0();
    void thread_icmp_ln1496_fu_243_p1();
    void thread_icmp_ln1496_fu_243_p2();
    void thread_icmp_ln768_1_fu_1152_p2();
    void thread_icmp_ln768_2_fu_1214_p2();
    void thread_icmp_ln768_3_fu_1276_p2();
    void thread_icmp_ln768_4_fu_1338_p2();
    void thread_icmp_ln768_fu_1090_p2();
    void thread_icmp_ln879_1_fu_1084_p2();
    void thread_icmp_ln879_2_fu_1131_p2();
    void thread_icmp_ln879_3_fu_1146_p2();
    void thread_icmp_ln879_4_fu_1193_p2();
    void thread_icmp_ln879_5_fu_1208_p2();
    void thread_icmp_ln879_6_fu_1255_p2();
    void thread_icmp_ln879_7_fu_1270_p2();
    void thread_icmp_ln879_8_fu_1317_p2();
    void thread_icmp_ln879_9_fu_1332_p2();
    void thread_icmp_ln879_fu_1069_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_1_fu_927_p1();
    void thread_lhs_V_fu_833_p1();
    void thread_mul_ln1118_1_fu_2195_p0();
    void thread_mul_ln1118_1_fu_2195_p00();
    void thread_mul_ln1118_1_fu_2195_p1();
    void thread_mul_ln1118_2_fu_2206_p0();
    void thread_mul_ln1118_2_fu_2206_p00();
    void thread_mul_ln1118_2_fu_2206_p1();
    void thread_mul_ln1118_3_fu_2217_p0();
    void thread_mul_ln1118_3_fu_2217_p00();
    void thread_mul_ln1118_3_fu_2217_p1();
    void thread_mul_ln1118_4_fu_2228_p0();
    void thread_mul_ln1118_4_fu_2228_p00();
    void thread_mul_ln1118_4_fu_2228_p1();
    void thread_mul_ln1118_fu_2184_p0();
    void thread_mul_ln1118_fu_2184_p00();
    void thread_mul_ln1118_fu_2184_p1();
    void thread_or_ln340_10_fu_1637_p2();
    void thread_or_ln340_11_fu_1643_p2();
    void thread_or_ln340_12_fu_1649_p2();
    void thread_or_ln340_13_fu_1805_p2();
    void thread_or_ln340_14_fu_1811_p2();
    void thread_or_ln340_15_fu_1817_p2();
    void thread_or_ln340_16_fu_1973_p2();
    void thread_or_ln340_17_fu_1979_p2();
    void thread_or_ln340_18_fu_1985_p2();
    void thread_or_ln340_19_fu_2141_p2();
    void thread_or_ln340_1_fu_409_p2();
    void thread_or_ln340_20_fu_2147_p2();
    void thread_or_ln340_21_fu_2153_p2();
    void thread_or_ln340_2_fu_465_p2();
    void thread_or_ln340_3_fu_521_p2();
    void thread_or_ln340_4_fu_577_p2();
    void thread_or_ln340_5_fu_893_p2();
    void thread_or_ln340_6_fu_985_p2();
    void thread_or_ln340_7_fu_1469_p2();
    void thread_or_ln340_8_fu_1475_p2();
    void thread_or_ln340_9_fu_1481_p2();
    void thread_or_ln340_fu_353_p2();
    void thread_or_ln785_1_fu_1597_p2();
    void thread_or_ln785_2_fu_1765_p2();
    void thread_or_ln785_3_fu_1933_p2();
    void thread_or_ln785_4_fu_2101_p2();
    void thread_or_ln785_fu_1429_p2();
    void thread_or_ln786_1_fu_1620_p2();
    void thread_or_ln786_2_fu_1788_p2();
    void thread_or_ln786_3_fu_1956_p2();
    void thread_or_ln786_4_fu_2124_p2();
    void thread_or_ln786_fu_1452_p2();
    void thread_p_Result_14_fu_817_p3();
    void thread_p_Result_15_fu_847_p3();
    void thread_p_Result_16_fu_861_p3();
    void thread_p_Result_17_fu_940_p3();
    void thread_p_Result_18_fu_953_p3();
    void thread_p_Result_s_fu_787_p3();
    void thread_p_Val2_10_fu_807_p1();
    void thread_p_Val2_11_fu_811_p2();
    void thread_p_Val2_12_fu_795_p3();
    void thread_p_Val2_13_fu_825_p3();
    void thread_p_Val2_15_fu_855_p2();
    void thread_p_Val2_16_fu_915_p3();
    void thread_p_Val2_17_fu_923_p1();
    void thread_p_Val2_19_fu_948_p2();
    void thread_p_Val2_6_fu_773_p1();
    void thread_p_Val2_7_fu_777_p1();
    void thread_p_Val2_8_fu_781_p2();
    void thread_p_Val2_9_fu_803_p1();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_ret_V_1_fu_934_p2();
    void thread_ret_V_fu_841_p2();
    void thread_rhs_V_1_fu_930_p1();
    void thread_rhs_V_fu_837_p1();
    void thread_select_ln340_11_fu_695_p3();
    void thread_select_ln340_13_fu_729_p3();
    void thread_select_ln340_17_fu_899_p3();
    void thread_select_ln340_19_fu_1001_p3();
    void thread_select_ln340_2_fu_627_p3();
    void thread_select_ln340_4_fu_661_p3();
    void thread_select_ln340_5_fu_1487_p3();
    void thread_select_ln340_6_fu_1655_p3();
    void thread_select_ln340_7_fu_1823_p3();
    void thread_select_ln340_8_fu_1991_p3();
    void thread_select_ln340_9_fu_2159_p3();
    void thread_select_ln340_fu_593_p3();
    void thread_select_ln388_10_fu_907_p3();
    void thread_select_ln388_11_fu_1009_p3();
    void thread_select_ln388_1_fu_635_p3();
    void thread_select_ln388_2_fu_669_p3();
    void thread_select_ln388_3_fu_703_p3();
    void thread_select_ln388_4_fu_737_p3();
    void thread_select_ln388_5_fu_1495_p3();
    void thread_select_ln388_6_fu_1663_p3();
    void thread_select_ln388_7_fu_1831_p3();
    void thread_select_ln388_8_fu_1999_p3();
    void thread_select_ln388_9_fu_2167_p3();
    void thread_select_ln388_fu_601_p3();
    void thread_select_ln416_1_fu_1579_p3();
    void thread_select_ln416_2_fu_1747_p3();
    void thread_select_ln416_3_fu_1915_p3();
    void thread_select_ln416_4_fu_2083_p3();
    void thread_select_ln416_fu_1411_p3();
    void thread_select_ln66_1_fu_263_p1();
    void thread_select_ln66_1_fu_263_p2();
    void thread_select_ln66_1_fu_263_p3();
    void thread_select_ln66_2_fu_277_p3();
    void thread_select_ln66_fu_249_p1();
    void thread_select_ln66_fu_249_p2();
    void thread_select_ln66_fu_249_p3();
    void thread_select_ln777_1_fu_1555_p3();
    void thread_select_ln777_2_fu_1723_p3();
    void thread_select_ln777_3_fu_1891_p3();
    void thread_select_ln777_4_fu_2059_p3();
    void thread_select_ln777_fu_1387_p3();
    void thread_sext_ln1116_fu_1030_p1();
    void thread_sext_ln703_1_fu_303_p1();
    void thread_sext_ln703_2_fu_359_p0();
    void thread_sext_ln703_2_fu_359_p1();
    void thread_sext_ln703_3_fu_415_p0();
    void thread_sext_ln703_3_fu_415_p1();
    void thread_sext_ln703_4_fu_471_p0();
    void thread_sext_ln703_4_fu_471_p1();
    void thread_sext_ln703_5_fu_527_p0();
    void thread_sext_ln703_5_fu_527_p1();
    void thread_sext_ln703_fu_299_p0();
    void thread_sext_ln703_fu_299_p1();
    void thread_sub_ln1193_1_fu_363_p2();
    void thread_sub_ln1193_2_fu_419_p2();
    void thread_sub_ln1193_3_fu_475_p2();
    void thread_sub_ln1193_4_fu_531_p2();
    void thread_sub_ln1193_fu_307_p2();
    void thread_tmp_10_fu_1199_p4();
    void thread_tmp_11_fu_1246_p4();
    void thread_tmp_12_fu_1261_p4();
    void thread_tmp_13_fu_1308_p4();
    void thread_tmp_14_fu_1323_p4();
    void thread_tmp_15_fu_313_p3();
    void thread_tmp_16_fu_321_p3();
    void thread_tmp_17_fu_369_p3();
    void thread_tmp_18_fu_377_p3();
    void thread_tmp_19_fu_425_p3();
    void thread_tmp_1_fu_583_p4();
    void thread_tmp_20_fu_433_p3();
    void thread_tmp_21_fu_481_p3();
    void thread_tmp_22_fu_489_p3();
    void thread_tmp_23_fu_537_p3();
    void thread_tmp_24_fu_545_p3();
    void thread_tmp_2_fu_1060_p4();
    void thread_tmp_32_fu_1344_p3();
    void thread_tmp_34_fu_1359_p3();
    void thread_tmp_35_fu_1379_p3();
    void thread_tmp_36_fu_1393_p3();
    void thread_tmp_38_fu_1512_p3();
    void thread_tmp_3_fu_617_p4();
    void thread_tmp_40_fu_1527_p3();
    void thread_tmp_41_fu_1547_p3();
    void thread_tmp_42_fu_1561_p3();
    void thread_tmp_44_fu_1680_p3();
    void thread_tmp_46_fu_1695_p3();
    void thread_tmp_47_fu_1715_p3();
    void thread_tmp_48_fu_1729_p3();
    void thread_tmp_4_fu_1075_p4();
    void thread_tmp_50_fu_1848_p3();
    void thread_tmp_52_fu_1863_p3();
    void thread_tmp_53_fu_1883_p3();
    void thread_tmp_54_fu_1897_p3();
    void thread_tmp_56_fu_2016_p3();
    void thread_tmp_58_fu_2031_p3();
    void thread_tmp_59_fu_2051_p3();
    void thread_tmp_5_fu_651_p4();
    void thread_tmp_60_fu_2065_p3();
    void thread_tmp_6_fu_1137_p4();
    void thread_tmp_7_fu_685_p4();
    void thread_tmp_8_fu_1184_p4();
    void thread_tmp_9_fu_719_p4();
    void thread_tmp_fu_1122_p4();
    void thread_tmp_s_fu_991_p4();
    void thread_underflow_1_fu_967_p2();
    void thread_underflow_fu_875_p2();
    void thread_x_max_V_fu_291_p1();
    void thread_x_max_V_fu_291_p3();
    void thread_xor_ln340_10_fu_881_p2();
    void thread_xor_ln340_11_fu_887_p2();
    void thread_xor_ln340_12_fu_973_p2();
    void thread_xor_ln340_13_fu_979_p2();
    void thread_xor_ln340_1_fu_403_p2();
    void thread_xor_ln340_2_fu_459_p2();
    void thread_xor_ln340_3_fu_515_p2();
    void thread_xor_ln340_4_fu_571_p2();
    void thread_xor_ln340_5_fu_341_p2();
    void thread_xor_ln340_6_fu_397_p2();
    void thread_xor_ln340_7_fu_453_p2();
    void thread_xor_ln340_8_fu_509_p2();
    void thread_xor_ln340_9_fu_565_p2();
    void thread_xor_ln340_fu_347_p2();
    void thread_xor_ln416_1_fu_1535_p2();
    void thread_xor_ln416_2_fu_1703_p2();
    void thread_xor_ln416_3_fu_1871_p2();
    void thread_xor_ln416_4_fu_2039_p2();
    void thread_xor_ln416_fu_1367_p2();
    void thread_xor_ln779_1_fu_1568_p2();
    void thread_xor_ln779_2_fu_1736_p2();
    void thread_xor_ln779_3_fu_1904_p2();
    void thread_xor_ln779_4_fu_2072_p2();
    void thread_xor_ln779_fu_1400_p2();
    void thread_xor_ln785_1_fu_1435_p2();
    void thread_xor_ln785_2_fu_1591_p2();
    void thread_xor_ln785_3_fu_1603_p2();
    void thread_xor_ln785_4_fu_1759_p2();
    void thread_xor_ln785_5_fu_1771_p2();
    void thread_xor_ln785_6_fu_1927_p2();
    void thread_xor_ln785_7_fu_1939_p2();
    void thread_xor_ln785_8_fu_2095_p2();
    void thread_xor_ln785_9_fu_2107_p2();
    void thread_xor_ln785_fu_1423_p2();
    void thread_xor_ln786_10_fu_1962_p2();
    void thread_xor_ln786_11_fu_2130_p2();
    void thread_xor_ln786_1_fu_385_p2();
    void thread_xor_ln786_2_fu_441_p2();
    void thread_xor_ln786_3_fu_497_p2();
    void thread_xor_ln786_4_fu_553_p2();
    void thread_xor_ln786_5_fu_869_p2();
    void thread_xor_ln786_6_fu_961_p2();
    void thread_xor_ln786_7_fu_1458_p2();
    void thread_xor_ln786_8_fu_1626_p2();
    void thread_xor_ln786_9_fu_1794_p2();
    void thread_xor_ln786_fu_329_p2();
    void thread_y_V_1_fu_643_p3();
    void thread_y_V_2_fu_677_p3();
    void thread_y_V_3_fu_711_p3();
    void thread_y_V_4_fu_745_p3();
    void thread_y_V_5_fu_1017_p3();
    void thread_y_V_fu_609_p3();
    void thread_zext_ln255_1_fu_757_p1();
    void thread_zext_ln255_2_fu_761_p1();
    void thread_zext_ln255_3_fu_765_p1();
    void thread_zext_ln255_4_fu_769_p1();
    void thread_zext_ln255_fu_753_p1();
    void thread_zext_ln265_fu_1025_p1();
    void thread_zext_ln415_1_fu_1519_p1();
    void thread_zext_ln415_2_fu_1687_p1();
    void thread_zext_ln415_3_fu_1855_p1();
    void thread_zext_ln415_4_fu_2023_p1();
    void thread_zext_ln415_fu_1351_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
