// Seed: 447992273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  wor id_7 = 1;
  assign id_1[-1] = id_7;
  logic id_8;
  assign id_7 = id_2 == -1'b0 ? 1 : !id_8;
  parameter id_9 = 1;
  integer id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9
  );
endmodule
