// Seed: 4268727309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  assign id_9#(.id_2(1)) = id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output logic id_3
);
  wire id_5;
  reg  id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always id_3 = @(1'b0) id_6;
endmodule
