// Seed: 4035939824
module module_0 (
    input logic id_0,
    input tri1 id_1,
    output id_2
);
  type_5(
      1, id_0, 1
  );
  always @(id_1[1]) begin
    id_2 = 1;
  end
endmodule
