{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699388009631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699388009631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:13:29 2023 " "Processing started: Tue Nov 07 17:13:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699388009631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699388009631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699388009631 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699388011304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Mod_Teste.v(9) " "Verilog HDL Declaration information at Mod_Teste.v(9): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_ShowReg.v(99) " "Verilog HDL information at LCD_ShowReg.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_ShowReg.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowReg.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1699388011351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_showreg.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_showreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ShowReg " "Found entity 1: LCD_ShowReg" {  } { { "LCD_ShowReg.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_showascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_showascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ShowAscII " "Found entity 1: LCD_ShowAscII" {  } { { "LCD_ShowAscII.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Write " "Found entity 1: LCD_Write" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint01_mux2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file sprint01_mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "Sprint01_MUX2x1.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint01_MUX2x1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux4x1 " "Found entity 2: Mux4x1" {  } { { "Sprint01_MUX2x1.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint01_MUX2x1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Sprint02_Clock.sv(48) " "Verilog HDL Expression warning at Sprint02_Clock.sv(48): truncated literal to match 7 bits" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 Sprint02_Clock.sv(87) " "Verilog HDL Expression warning at Sprint02_Clock.sv(87): truncated literal to match 28 bits" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint02_clock.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprint02_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegDecoder " "Found entity 2: SevenSegDecoder" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""} { "Info" "ISGN_ENTITY_NAME" "3 ContM_10 " "Found entity 3: ContM_10" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegAnimation " "Found entity 4: SevenSegAnimation" {  } { { "Sprint02_Clock.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sprint03_RegisterBank.sv(15) " "Verilog HDL information at Sprint03_RegisterBank.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint03_registerbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprint03_registerbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint04_ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprint04_ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Sprint05_ControlUnit.sv(80) " "Verilog HDL Expression warning at Sprint05_ControlUnit.sv(80): truncated literal to match 1 bits" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sprint05_ControlUnit.sv(82) " "Verilog HDL warning at Sprint05_ControlUnit.sv(82): extended using \"x\" or \"z\"" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint05_controlunit.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprint05_controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit " "Found entity 2: Control_Unit" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "3 Instruction_memory " "Found entity 3: Instruction_memory" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_Adder " "Found entity 4: My_Adder" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint06_datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprint06_datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Sprint06_DataMemory.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint06_DataMemory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint08_inandout.sv 2 2 " "Found 2 design units, including 2 entities, in source file sprint08_inandout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParallelOUT " "Found entity 1: ParallelOUT" {  } { { "Sprint08_InAndOut.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint08_InAndOut.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "2 ParallelIN " "Found entity 2: ParallelIN" {  } { { "Sprint08_InAndOut.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint08_InAndOut.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprint10.sv 3 3 " "Found 3 design units, including 3 entities, in source file sprint10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateExtender " "Found entity 1: ImmediateExtender" {  } { { "Sprint10.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint10.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "2 LoadsControler " "Found entity 2: LoadsControler" {  } { { "Sprint10.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint10.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""} { "Info" "ISGN_ENTITY_NAME" "3 StoresControler " "Found entity 3: StoresControler" {  } { { "Sprint10.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint10.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(79) " "Verilog HDL Instantiation warning at Mod_Teste.v(79): instance has no name" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(83) " "Verilog HDL Instantiation warning at Mod_Teste.v(83): instance has no name" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(125) " "Verilog HDL Instantiation warning at Mod_Teste.v(125): instance has no name" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1699388011382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699388011476 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_d0x1 Mod_Teste.v(24) " "Verilog HDL warning at Mod_Teste.v(24): object w_d0x1 used but never assigned" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_d0x4 Mod_Teste.v(24) " "Verilog HDL or VHDL warning at Mod_Teste.v(24): object \"w_d0x4\" assigned a value but never read" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_d1x4 Mod_Teste.v(25) " "Verilog HDL or VHDL warning at Mod_Teste.v(25): object \"w_d1x4\" assigned a value but never read" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_Branch Mod_Teste.v(59) " "Verilog HDL warning at Mod_Teste.v(59): object w_Branch used but never assigned" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.v(174) " "Verilog HDL assignment warning at Mod_Teste.v(174): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Mod_Teste.v(177) " "Verilog HDL assignment warning at Mod_Teste.v(177): truncated value with size 8 to match size of target (1)" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.v(180) " "Verilog HDL assignment warning at Mod_Teste.v(180): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 Mod_Teste.v(181) " "Verilog HDL assignment warning at Mod_Teste.v(181): truncated value with size 12 to match size of target (9)" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_d0x1\[0\] 0 Mod_Teste.v(24) " "Net \"w_d0x1\[0\]\" at Mod_Teste.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_Branch 0 Mod_Teste.v(59) " "Net \"w_Branch\" at Mod_Teste.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] Mod_Teste.v(10) " "Output port \"LEDG\[7..0\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..9\] Mod_Teste.v(11) " "Output port \"LEDR\[16..9\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699388011476 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Write LCD_Write:comb_77 " "Elaborating entity \"LCD_Write\" for hierarchy \"LCD_Write:comb_77\"" {  } { { "Mod_Teste.v" "comb_77" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ShowAscII LCD_ShowAscII:comb_78 " "Elaborating entity \"LCD_ShowAscII\" for hierarchy \"LCD_ShowAscII:comb_78\"" {  } { { "Mod_Teste.v" "comb_78" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_ShowAscII.sv(60) " "Verilog HDL assignment warning at LCD_ShowAscII.sv(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_ShowAscII.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011491 "|Mod_Teste|LCD_ShowAscII:comb_78"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_ShowAscII.sv(69) " "Verilog HDL assignment warning at LCD_ShowAscII.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_ShowAscII.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011491 "|Mod_Teste|LCD_ShowAscII:comb_78"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_ShowAscII.sv(71) " "Verilog HDL assignment warning at LCD_ShowAscII.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_ShowAscII.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011491 "|Mod_Teste|LCD_ShowAscII:comb_78"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_ShowAscII:comb_78\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_ShowAscII:comb_78\|LCD_Controller:u0\"" {  } { { "LCD_ShowAscII.sv" "u0" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699388011491 "|Mod_Teste|LCD_ShowReg:comb_77|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC01 " "Elaborating entity \"PC\" for hierarchy \"PC:PC01\"" {  } { { "Mod_Teste.v" "PC01" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Adder My_Adder:adder4 " "Elaborating entity \"My_Adder\" for hierarchy \"My_Adder:adder4\"" {  } { { "Mod_Teste.v" "adder4" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Instruction_memory:IM " "Elaborating entity \"Instruction_memory\" for hierarchy \"Instruction_memory:IM\"" {  } { { "Mod_Teste.v" "IM" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011507 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 255 Sprint05_ControlUnit.sv(113) " "Verilog HDL warning at Sprint05_ControlUnit.sv(113): number of words (39) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 113 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructions.data_a 0 Sprint05_ControlUnit.sv(110) " "Net \"Instructions.data_a\" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructions.waddr_a 0 Sprint05_ControlUnit.sv(110) " "Net \"Instructions.waddr_a\" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instructions.we_a 0 Sprint05_ControlUnit.sv(110) " "Net \"Instructions.we_a\" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "Sprint05_ControlUnit.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|Instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:bank01 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:bank01\"" {  } { { "Mod_Teste.v" "bank01" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011507 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(27) " "Verilog HDL warning at Sprint03_RegisterBank.sv(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(28) " "Verilog HDL warning at Sprint03_RegisterBank.sv(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(29) " "Verilog HDL warning at Sprint03_RegisterBank.sv(29): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 29 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(30) " "Verilog HDL warning at Sprint03_RegisterBank.sv(30): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 30 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(31) " "Verilog HDL warning at Sprint03_RegisterBank.sv(31): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 31 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(32) " "Verilog HDL warning at Sprint03_RegisterBank.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(33) " "Verilog HDL warning at Sprint03_RegisterBank.sv(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(34) " "Verilog HDL warning at Sprint03_RegisterBank.sv(34): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 34 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(35) " "Verilog HDL warning at Sprint03_RegisterBank.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(36) " "Verilog HDL warning at Sprint03_RegisterBank.sv(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(37) " "Verilog HDL warning at Sprint03_RegisterBank.sv(37): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 37 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(38) " "Verilog HDL warning at Sprint03_RegisterBank.sv(38): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 38 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(39) " "Verilog HDL warning at Sprint03_RegisterBank.sv(39): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 39 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(40) " "Verilog HDL warning at Sprint03_RegisterBank.sv(40): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 40 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(41) " "Verilog HDL warning at Sprint03_RegisterBank.sv(41): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 41 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(42) " "Verilog HDL warning at Sprint03_RegisterBank.sv(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(43) " "Verilog HDL warning at Sprint03_RegisterBank.sv(43): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 43 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(44) " "Verilog HDL warning at Sprint03_RegisterBank.sv(44): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 44 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(45) " "Verilog HDL warning at Sprint03_RegisterBank.sv(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 45 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(46) " "Verilog HDL warning at Sprint03_RegisterBank.sv(46): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 46 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(47) " "Verilog HDL warning at Sprint03_RegisterBank.sv(47): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 47 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(48) " "Verilog HDL warning at Sprint03_RegisterBank.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(49) " "Verilog HDL warning at Sprint03_RegisterBank.sv(49): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 49 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(50) " "Verilog HDL warning at Sprint03_RegisterBank.sv(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 50 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(51) " "Verilog HDL warning at Sprint03_RegisterBank.sv(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 51 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(52) " "Verilog HDL warning at Sprint03_RegisterBank.sv(52): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 52 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(53) " "Verilog HDL warning at Sprint03_RegisterBank.sv(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 53 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(54) " "Verilog HDL warning at Sprint03_RegisterBank.sv(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(55) " "Verilog HDL warning at Sprint03_RegisterBank.sv(55): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 55 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(56) " "Verilog HDL warning at Sprint03_RegisterBank.sv(56): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 56 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(57) " "Verilog HDL warning at Sprint03_RegisterBank.sv(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Sprint03_RegisterBank.sv(58) " "Verilog HDL warning at Sprint03_RegisterBank.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont Sprint03_RegisterBank.sv(15) " "Verilog HDL Always Construct warning at Sprint03_RegisterBank.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "Sprint03_RegisterBank.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1699388011507 "|Mod_Teste|RegisterFile:bank01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:unit01 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:unit01\"" {  } { { "Mod_Teste.v" "unit01" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateExtender ImmediateExtender:comb_79 " "Elaborating entity \"ImmediateExtender\" for hierarchy \"ImmediateExtender:comb_79\"" {  } { { "Mod_Teste.v" "comb_79" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 MUX2x1:MuxULASrc " "Elaborating entity \"MUX2x1\" for hierarchy \"MUX2x1:MuxULASrc\"" {  } { { "Mod_Teste.v" "MuxULASrc" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Mux4x1:MuxResSrc " "Elaborating entity \"Mux4x1\" for hierarchy \"Mux4x1:MuxResSrc\"" {  } { { "Mod_Teste.v" "MuxResSrc" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula01 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula01\"" {  } { { "Mod_Teste.v" "ula01" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Sprint04_ULA.sv(19) " "Verilog HDL warning at Sprint04_ULA.sv(19): converting signed shift amount to unsigned" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 19 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1699388011523 "|Mod_Teste|ULA:ula01"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Sprint04_ULA.sv(20) " "Verilog HDL warning at Sprint04_ULA.sv(20): converting signed shift amount to unsigned" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1699388011523 "|Mod_Teste|ULA:ula01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoresControler StoresControler:SC " "Elaborating entity \"StoresControler\" for hierarchy \"StoresControler:SC\"" {  } { { "Mod_Teste.v" "SC" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMem\"" {  } { { "Mod_Teste.v" "DataMem" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011538 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Sprint06_DataMemory.sv(21) " "Verilog HDL or VHDL warning at the Sprint06_DataMemory.sv(21): index expression is not wide enough to address all of the elements in the array" {  } { { "Sprint06_DataMemory.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint06_DataMemory.sv" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1699388011554 "|Mod_Teste|DataMemory:DataMem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Sprint06_DataMemory.sv(11) " "Verilog HDL Always Construct warning at Sprint06_DataMemory.sv(11): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Sprint06_DataMemory.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint06_DataMemory.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1699388011554 "|Mod_Teste|DataMemory:DataMem"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Sprint06_DataMemory.sv(27) " "Verilog HDL or VHDL warning at the Sprint06_DataMemory.sv(27): index expression is not wide enough to address all of the elements in the array" {  } { { "Sprint06_DataMemory.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint06_DataMemory.sv" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1699388011554 "|Mod_Teste|DataMemory:DataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadsControler LoadsControler:LC " "Elaborating entity \"LoadsControler\" for hierarchy \"LoadsControler:LC\"" {  } { { "Mod_Teste.v" "LC" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelOUT ParallelOUT:pOut " "Elaborating entity \"ParallelOUT\" for hierarchy \"ParallelOUT:pOut\"" {  } { { "Mod_Teste.v" "pOut" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelIN ParallelIN:pIN " "Elaborating entity \"ParallelIN\" for hierarchy \"ParallelIN:pIN\"" {  } { { "Mod_Teste.v" "pIN" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clock1Hz " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clock1Hz\"" {  } { { "Mod_Teste.v" "clock1Hz" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDecoder SevenSegDecoder:hex0 " "Elaborating entity \"SevenSegDecoder\" for hierarchy \"SevenSegDecoder:hex0\"" {  } { { "Mod_Teste.v" "hex0" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388011554 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/LASD/2023.1/Matheus_120110722/db/Mod_Teste.ram0_Instruction_memory_895be9cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/LASD/2023.1/Matheus_120110722/db/Mod_Teste.ram0_Instruction_memory_895be9cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1699388013758 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ula01\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ula01\|Mult0\"" {  } { { "Sprint04_ULA.sv" "Mult0" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula01\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula01\|Mod0\"" {  } { { "Sprint04_ULA.sv" "Mod0" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula01\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula01\|Div0\"" {  } { { "Sprint04_ULA.sv" "Div0" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023260 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1699388023260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula01\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ula01\|lpm_mult:Mult0\"" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula01\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ula01\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023307 ""}  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699388023307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula01\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULA:ula01\|lpm_divide:Mod0\"" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula01\|lpm_divide:Mod0 " "Instantiated megafunction \"ULA:ula01\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023401 ""}  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699388023401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula01\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ula01\|lpm_divide:Div0\"" {  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula01\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ula01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699388023729 ""}  } { { "Sprint04_ULA.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699388023729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "E:/LASD/2023.1/Matheus_120110722/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699388023776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699388023776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1699388028184 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "372 " "Ignored 372 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1699388028262 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1699388028262 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1699388028262 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1699388028340 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1699388028340 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1699388028590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1699388028606 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_Write:comb_77\|pos\[4\] LCD_Write:comb_77\|pos\[4\]~_emulated LCD_Write:comb_77\|pos\[4\]~1 " "Register \"LCD_Write:comb_77\|pos\[4\]\" is converted into an equivalent circuit using register \"LCD_Write:comb_77\|pos\[4\]~_emulated\" and latch \"LCD_Write:comb_77\|pos\[4\]~1\"" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699388028606 "|Mod_Teste|LCD_Write:comb_77|pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_Write:comb_77\|pos\[0\] LCD_Write:comb_77\|pos\[0\]~_emulated LCD_Write:comb_77\|pos\[0\]~6 " "Register \"LCD_Write:comb_77\|pos\[0\]\" is converted into an equivalent circuit using register \"LCD_Write:comb_77\|pos\[0\]~_emulated\" and latch \"LCD_Write:comb_77\|pos\[0\]~6\"" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699388028606 "|Mod_Teste|LCD_Write:comb_77|pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_Write:comb_77\|pos\[1\] LCD_Write:comb_77\|pos\[1\]~_emulated LCD_Write:comb_77\|pos\[1\]~11 " "Register \"LCD_Write:comb_77\|pos\[1\]\" is converted into an equivalent circuit using register \"LCD_Write:comb_77\|pos\[1\]~_emulated\" and latch \"LCD_Write:comb_77\|pos\[1\]~11\"" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699388028606 "|Mod_Teste|LCD_Write:comb_77|pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_Write:comb_77\|pos\[2\] LCD_Write:comb_77\|pos\[2\]~_emulated LCD_Write:comb_77\|pos\[2\]~16 " "Register \"LCD_Write:comb_77\|pos\[2\]\" is converted into an equivalent circuit using register \"LCD_Write:comb_77\|pos\[2\]~_emulated\" and latch \"LCD_Write:comb_77\|pos\[2\]~16\"" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699388028606 "|Mod_Teste|LCD_Write:comb_77|pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LCD_Write:comb_77\|pos\[3\] LCD_Write:comb_77\|pos\[3\]~_emulated LCD_Write:comb_77\|pos\[3\]~21 " "Register \"LCD_Write:comb_77\|pos\[3\]\" is converted into an equivalent circuit using register \"LCD_Write:comb_77\|pos\[3\]~_emulated\" and latch \"LCD_Write:comb_77\|pos\[3\]~21\"" {  } { { "LCD_Write.sv" "" { Text "E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699388028606 "|Mod_Teste|LCD_Write:comb_77|pos[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1699388028606 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388039390 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1699388039390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699388039390 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699388039390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1699388048221 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Sprint03_RegisterBank.sv " "Ignored assignments for entity \"Sprint03_RegisterBank.sv\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler\" -entity Sprint03_RegisterBank.sv " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler\" -entity Sprint03_RegisterBank.sv was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1699388048393 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1699388048393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/LASD/2023.1/Matheus_120110722/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file E:/LASD/2023.1/Matheus_120110722/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699388048471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699388049112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699388049753 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699388049753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11208 " "Implemented 11208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699388049753 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699388049753 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1699388049753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11006 " "Implemented 11006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699388049753 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1699388049753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699388049753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699388049831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 17:14:09 2023 " "Processing ended: Tue Nov 07 17:14:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699388049831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699388049831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699388049831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699388049831 ""}
