Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,LSRAM 18K,PLLs and CCCs,Chip Globals,Row Global,HPMS
FCCC_0/Primitives,1,0,0,0,0,0,1,1,0,0
Primitives/Primitives,0,0,0,0,21,0,0,0,0,0
test_0/Primitives,2,0,0,0,8,0,0,2,0,0
test_0/u100/DSD138/UIN100/Primitives,97,46,0,0,0,0,0,2,0,0
test_0/u100/DSD138/UIN100/UCK0/Primitives,34,4,0,0,0,0,0,0,0,0
test_0/u100/Primitives,581,183,0,0,0,0,0,1,0,0
test_0/u100/UCRC/Primitives,2,7,0,0,0,0,0,0,0,0
test_0/u100/UD100/Primitives,236,106,0,0,0,0,0,0,0,0
test_0/u100/UD100/UCRC0/Primitives,3,16,0,0,0,0,0,0,0,0
test_0/u100/UD100/UCRC1/Primitives,3,16,0,0,0,0,0,0,0,0
test_0/u100/UD100/UCRC2/Primitives,3,16,0,0,0,0,0,0,0,0
test_0/u100/UD100/UCRC3/Primitives,3,16,0,0,0,0,0,0,0,0
test_0/u100/UDSDTX/Primitives,72,69,0,0,0,0,0,0,0,0
test_0/u100/UPCMTX/Primitives,1120,1947,0,0,0,0,0,1,0,0
test_0/u100/UPCMTX/U_FIFO_L/FIFO_0/Primitives,3,39,0,0,0,0,0,0,0,0
test_0/u100/UPCMTX/U_FIFO_L/FIFO_0/genblk18.fifo_corefifo_sync_scntr/Primitives,67,40,0,0,0,0,0,0,0,0
test_0/u100/UPCMTX/U_FIFO_L/FIFO_0/genblk24_UI_ram_wrapper_1/L4_syncpipe/Primitives,0,0,36,36,0,1,0,0,0,0
test_0/u100/UPCMTX/U_FIFO_R/FIFO_0/Primitives,4,39,0,0,0,0,0,0,0,0
test_0/u100/UPCMTX/U_FIFO_R/FIFO_0/genblk18.fifo_corefifo_sync_scntr/Primitives,68,40,0,0,0,0,0,0,0,0
test_0/u100/UPCMTX/U_FIFO_R/FIFO_0/genblk24_UI_ram_wrapper_1/L4_syncpipe/Primitives,0,0,36,36,0,1,0,0,0,0
test_0/u100/USPDIF_TX/Primitives,139,68,0,0,0,0,0,0,0,0
test_0/u100/n_response_cnst_4_7_0__reset_n_i_0_RNIGRB/Primitives,0,0,0,0,0,0,0,0,1,0
test_0/u100/u_I2S_DSD_RX24Out/Primitives,22,84,0,0,0,0,0,0,0,0
test_0/u100/u_sample/Primitives,307,514,0,0,0,0,0,0,0,0
test_0/u100/u_sample/m_inferred_clock_RNI7021[4]/Primitives,0,0,0,0,0,0,0,0,1,0
test_0/u100/uctrl/Primitives,99,112,0,0,0,0,0,0,0,0
test_0/u100/uctrl/ufifo/Primitives,191,221,0,0,0,0,0,0,0,0
test_0/u100/uctrl/usync100/Primitives,3,10,0,0,0,0,0,0,0,0
test_0/u100/uctrl/usync101/Primitives,3,10,0,0,0,0,0,0,0,0
test_0/u100/uctrl/usync102/Primitives,5,14,0,0,0,0,0,0,0,0
test_0/u100/uctrl/usync600/Primitives,3,10,0,0,0,0,0,0,0,0
test_0/u200/Primitives,25,18,0,0,0,0,0,0,0,0
test_0/u_clock_div/Primitives,6,6,0,0,0,0,0,0,0,0
u8_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,1,0,0
u8_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIVGLD/Primitives,0,0,0,0,0,0,0,0,1,0
u8_sb_0/CORERESETP_0/Primitives,2,9,0,0,0,0,0,0,0,0
u8_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,10,20,0,0,0,0,0,0,0,0
u8_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/Primitives,53,1,0,0,0,0,0,0,0,0
u8_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,25,16,0,0,0,0,0,0,0,0
u8_sb_0/u8_sb_HPMS_0/Primitives,33,0,0,0,0,0,0,0,0,1
