

================================================================
== Vivado HLS Report for 'dense_layer'
================================================================
* Date:           Fri Apr 14 19:33:07 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.113|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14864|  14864|  14864|  14864|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_252  |soft_max  |  352|  352|  352|  352|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2              |  14500|  14500|      1450|          -|          -|    10|    no    |
        | + Loop 2.1           |   1440|   1440|         9|          -|          -|   160|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      80|   1535|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     11|    1550|   3654|    -|
|Memory           |        2|      -|      73|      7|    0|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     444|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    2147|   5403|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       2|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32nbkb_U48  |cnn_fadd_32ns_32nbkb  |        0|      2|   227|   403|    0|
    |grp_soft_max_fu_252       |soft_max              |        0|      9|  1323|  3251|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     11|  1550|  3654|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_14ns_ibs_U49  |cnn_mul_mul_14ns_ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_weights_V_U  |dense_layer_densefYi  |        2|   0|   0|    0|  1600|   11|     1|        17600|
    |dense_biases_V_U   |dense_layer_denseg8j  |        0|   9|   2|    0|    10|    9|     1|           90|
    |dense_array_U      |dense_layer_densehbi  |        0|  64|   5|    0|    10|   32|     1|          320|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2|  73|   7|    0|  1620|   52|     3|        18010|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |add_ln1116_1_fu_352_p2               |     +    |      0|   0|  11|          12|          12|
    |add_ln1116_fu_346_p2                 |     +    |      0|   0|  11|          12|          12|
    |add_ln13_fu_264_p2                   |     +    |      0|   0|  13|           4|           1|
    |add_ln949_1_fu_517_p2                |     +    |      0|   0|  37|           6|          30|
    |add_ln949_fu_792_p2                  |     +    |      0|   0|  22|           6|          15|
    |add_ln958_1_fu_834_p2                |     +    |      0|   0|  39|           6|          32|
    |add_ln958_fu_558_p2                  |     +    |      0|   0|  39|           6|          32|
    |add_ln964_1_fu_627_p2                |     +    |      0|   0|  11|           8|           8|
    |add_ln964_fu_903_p2                  |     +    |      0|   0|  11|           8|           8|
    |d_fu_291_p2                          |     +    |      0|   0|  13|           4|           1|
    |f_fu_311_p2                          |     +    |      0|   0|  15|           8|           1|
    |lsb_index_1_fu_719_p2                |     +    |      0|   0|  39|           6|          32|
    |lsb_index_fu_450_p2                  |     +    |      0|   0|  39|           6|          32|
    |m_11_fu_588_p2                       |     +    |      0|   0|  39|          32|          32|
    |m_3_fu_863_p2                        |     +    |      0|   0|  39|          32|          32|
    |sub_ln944_1_fu_710_p2                |     -    |      0|   0|  39|           4|          32|
    |sub_ln944_fu_432_p2                  |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_1_fu_471_p2                |     -    |      0|   0|  15|           5|           5|
    |sub_ln947_fu_745_p2                  |     -    |      0|   0|  15|           5|           4|
    |sub_ln958_1_fu_845_p2                |     -    |      0|   0|  39|           5|          32|
    |sub_ln958_fu_569_p2                  |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_1_fu_622_p2                |     -    |      0|   0|  11|           4|           8|
    |sub_ln964_fu_898_p2                  |     -    |      0|   0|  11|           3|           8|
    |tmp_V_3_fu_391_p2                    |     -    |      0|   0|  32|           1|          25|
    |tmp_V_fu_663_p2                      |     -    |      0|   0|  16|           1|           9|
    |a_1_fu_772_p2                        |    and   |      0|   0|   2|           1|           1|
    |a_fu_497_p2                          |    and   |      0|   0|   2|           1|           1|
    |and_ln949_1_fu_529_p2                |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_805_p2                  |    and   |      0|   0|   2|           1|           1|
    |grp_soft_max_fu_252_pred_V_V_TREADY  |    and   |      0|   0|   2|           1|           1|
    |p_Result_10_fu_486_p2                |    and   |      0|   0|  30|          30|          30|
    |p_Result_5_fu_761_p2                 |    and   |      0|   0|  15|          15|          15|
    |l_1_fu_698_p3                        |   cttz   |      0|  40|  36|          32|           0|
    |l_fu_424_p3                          |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln13_fu_275_p2                  |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln15_fu_285_p2                  |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln19_fu_305_p2                  |   icmp   |      0|   0|  11|           8|           8|
    |icmp_ln935_fu_386_p2                 |   icmp   |      0|   0|  18|          25|           1|
    |icmp_ln947_1_fu_766_p2               |   icmp   |      0|   0|  13|          15|           1|
    |icmp_ln947_2_fu_491_p2               |   icmp   |      0|   0|  18|          30|           1|
    |icmp_ln947_3_fu_465_p2               |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln947_fu_735_p2                 |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_1_fu_825_p2               |   icmp   |      0|   0|  18|          32|           1|
    |icmp_ln958_fu_552_p2                 |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln936_fu_362_p2                 |   lshr   |      0|   0|  23|          10|          10|
    |lshr_ln947_1_fu_480_p2               |   lshr   |      0|   0|  76|           2|          30|
    |lshr_ln947_fu_755_p2                 |   lshr   |      0|   0|  33|           2|          15|
    |lshr_ln958_1_fu_839_p2               |   lshr   |      0|   0|  85|          32|          32|
    |lshr_ln958_fu_563_p2                 |   lshr   |      0|   0|  85|          32|          32|
    |or_ln949_2_fu_535_p2                 |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_811_p2                   |    or    |      0|   0|   2|           1|           1|
    |m_2_fu_856_p3                        |  select  |      0|   0|  32|           1|          32|
    |m_9_fu_580_p3                        |  select  |      0|   0|  32|           1|          32|
    |select_ln935_fu_656_p3               |  select  |      0|   0|  32|           1|           1|
    |select_ln964_1_fu_615_p3             |  select  |      0|   0|   7|           1|           7|
    |select_ln964_fu_890_p3               |  select  |      0|   0|   7|           1|           7|
    |tmp_V_5_fu_396_p3                    |  select  |      0|   0|  25|           1|          25|
    |tmp_V_7_fu_669_p3                    |  select  |      0|   0|   9|           1|           9|
    |shl_ln958_1_fu_850_p2                |    shl   |      0|   0|  85|          32|          32|
    |shl_ln958_fu_574_p2                  |    shl   |      0|   0|  85|          32|          32|
    |xor_ln949_1_fu_511_p2                |    xor   |      0|   0|   2|           1|           2|
    |xor_ln949_fu_786_p2                  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |Total                                |          |      0|  80|1535|         673|         842|
    +-------------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  105|         22|    1|         22|
    |d_0_reg_218           |    9|          2|    4|          8|
    |dense_array_address0  |   21|          4|    4|         16|
    |dense_array_ce0       |   15|          3|    1|          3|
    |dense_array_d0        |   15|          3|   32|         96|
    |f_0_reg_241           |    9|          2|    8|         16|
    |grp_fu_259_p1         |   15|          3|   32|         96|
    |phi_ln13_reg_207      |    9|          2|    4|          8|
    |w_sum_0_reg_229       |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  207|         43|  118|        329|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  21|   0|   21|          0|
    |d_0_reg_218                       |   4|   0|    4|          0|
    |d_reg_955                         |   4|   0|    4|          0|
    |f_0_reg_241                       |   8|   0|    8|          0|
    |f_reg_974                         |   8|   0|    8|          0|
    |grp_soft_max_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln935_reg_1013               |   1|   0|    1|          0|
    |icmp_ln958_1_reg_1095             |   1|   0|    1|          0|
    |l_1_reg_1074                      |  32|   0|   32|          0|
    |m_4_reg_1047                      |  31|   0|   31|          0|
    |mul_ln941_reg_1000                |  25|   0|   25|          0|
    |or_ln949_1_reg_1090               |   1|   0|   32|         31|
    |p_Result_13_reg_1007              |   1|   0|    1|          0|
    |p_Result_16_reg_994               |   1|   0|    1|          0|
    |p_Result_18_reg_1100              |  32|   0|   32|          0|
    |phi_ln13_reg_207                  |   4|   0|    4|          0|
    |select_ln935_reg_1057             |  32|   0|   32|          0|
    |sext_ln938_1_reg_1018             |  30|   0|   30|          0|
    |sext_ln938_reg_1067               |  15|   0|   15|          0|
    |sub_ln944_1_reg_1084              |  32|   0|   32|          0|
    |sub_ln944_reg_1025                |  32|   0|   32|          0|
    |tmp_17_reg_1052                   |   1|   0|    1|          0|
    |tmp_reg_1110                      |  32|   0|   32|          0|
    |trunc_ln943_1_reg_1042            |   8|   0|    8|          0|
    |trunc_ln943_reg_1079              |   8|   0|    8|          0|
    |trunc_ln944_1_reg_1032            |  30|   0|   30|          0|
    |trunc_ln947_1_reg_1037            |   5|   0|    5|          0|
    |w_sum_0_reg_229                   |  32|   0|   32|          0|
    |zext_ln15_reg_947                 |   4|   0|   10|          6|
    |zext_ln19_reg_966                 |   4|   0|   12|          8|
    |zext_ln936_reg_960                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 444|   0|  549|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|flat_array_V_address0  | out |    8|  ap_memory |  flat_array_V  |     array    |
|flat_array_V_ce0       | out |    1|  ap_memory |  flat_array_V  |     array    |
|flat_array_V_q0        |  in |   14|  ap_memory |  flat_array_V  |     array    |
|prediction_V_V_TDATA   | out |   16|    axis    | prediction_V_V |    pointer   |
|prediction_V_V_TVALID  | out |    1|    axis    | prediction_V_V |    pointer   |
|prediction_V_V_TREADY  |  in |    1|    axis    | prediction_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 21 4 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %prediction_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.56ns)   --->   "%dense_array = alloca [10 x float], align 16" [lib/dense.cpp:13]   --->   Operation 23 'alloca' 'dense_array' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (1.17ns)   --->   "br label %meminst"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i4 [ 0, %0 ], [ %add_ln13, %meminst ]" [lib/dense.cpp:13]   --->   Operation 25 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.40ns)   --->   "%add_ln13 = add i4 %phi_ln13, 1" [lib/dense.cpp:13]   --->   Operation 26 'add' 'add_ln13' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %phi_ln13 to i64" [lib/dense.cpp:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln13" [lib/dense.cpp:13]   --->   Operation 28 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [lib/dense.cpp:13]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln13 = icmp eq i4 %phi_ln13, -7" [lib/dense.cpp:13]   --->   Operation 30 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 31 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader116.preheader, label %meminst" [lib/dense.cpp:13]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.17ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 34 'br' <Predicate = (icmp_ln13)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %_ifconv3 ], [ 0, %.preheader116.preheader ]"   --->   Operation 35 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %d_0 to i10" [lib/dense.cpp:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.08ns)   --->   "%icmp_ln15 = icmp eq i4 %d_0, -6" [lib/dense.cpp:15]   --->   Operation 37 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 38 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.40ns)   --->   "%d = add i4 %d_0, 1" [lib/dense.cpp:15]   --->   Operation 39 'add' 'd' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %1, label %.preheader.preheader" [lib/dense.cpp:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln936 = zext i4 %d_0 to i64" [lib/dense.cpp:24]   --->   Operation 41 'zext' 'zext_ln936' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %d_0 to i12" [lib/dense.cpp:19]   --->   Operation 42 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 43 'br' <Predicate = (!icmp_ln15)> <Delay = 1.17>
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, i16* %prediction_V_V)" [lib/dense.cpp:27]   --->   Operation 44 'call' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum, %_ifconv ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 45 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%f_0 = phi i8 [ %f, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.33ns)   --->   "%icmp_ln19 = icmp eq i8 %f_0, -96" [lib/dense.cpp:19]   --->   Operation 47 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 48 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.62ns)   --->   "%f = add i8 %f_0, 1" [lib/dense.cpp:19]   --->   Operation 49 'add' 'f' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ifconv3, label %_ifconv" [lib/dense.cpp:19]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %f_0 to i64" [lib/dense.cpp:21]   --->   Operation 51 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %f_0, i3 0)" [lib/dense.cpp:21]   --->   Operation 52 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %tmp_9 to i12" [lib/dense.cpp:21]   --->   Operation 53 'zext' 'zext_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %f_0, i1 false)" [lib/dense.cpp:21]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i9 %tmp_s to i12" [lib/dense.cpp:21]   --->   Operation 55 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i12 %zext_ln1116, %zext_ln1116_1" [lib/dense.cpp:21]   --->   Operation 56 'add' 'add_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (2.74ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i12 %zext_ln19, %add_ln1116" [lib/dense.cpp:21]   --->   Operation 57 'add' 'add_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 2.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %add_ln1116_1 to i64" [lib/dense.cpp:21]   --->   Operation 58 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%dense_weights_V_addr = getelementptr [1600 x i11]* @dense_weights_V, i64 0, i64 %zext_ln1116_2" [lib/dense.cpp:21]   --->   Operation 59 'getelementptr' 'dense_weights_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.41ns)   --->   "%dense_weights_V_load = load i11* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 60 'load' 'dense_weights_V_load' <Predicate = (!icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [160 x i14]* %flat_array_V, i64 0, i64 %zext_ln21" [lib/dense.cpp:21]   --->   Operation 61 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.20ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 62 'load' 'flat_array_V_load' <Predicate = (!icmp_ln19)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%dense_biases_V_addr = getelementptr [10 x i9]* @dense_biases_V, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 63 'getelementptr' 'dense_biases_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.41ns)   --->   "%tmp_V_6 = load i9* %dense_biases_V_addr, align 2" [lib/dense.cpp:24]   --->   Operation 64 'load' 'tmp_V_6' <Predicate = (icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 65 [1/1] (2.38ns)   --->   "%lshr_ln936 = lshr i10 -308, %zext_ln15" [lib/dense.cpp:24]   --->   Operation 65 'lshr' 'lshr_ln936' <Predicate = (icmp_ln19)> <Delay = 2.38> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_16 = trunc i10 %lshr_ln936 to i1" [lib/dense.cpp:24]   --->   Operation 66 'trunc' 'p_Result_16' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 67 [1/2] (2.41ns)   --->   "%dense_weights_V_load = load i11* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 67 'load' 'dense_weights_V_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln941 = sext i11 %dense_weights_V_load to i25" [lib/dense.cpp:21]   --->   Operation 68 'sext' 'sext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.20ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 69 'load' 'flat_array_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i14 %flat_array_V_load to i25" [lib/dense.cpp:21]   --->   Operation 70 'zext' 'zext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (4.99ns) (root node of the DSP)   --->   "%mul_ln941 = mul i25 %zext_ln941, %sext_ln941" [lib/dense.cpp:21]   --->   Operation 71 'mul' 'mul_ln941' <Predicate = true> <Delay = 4.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln941, i32 24)" [lib/dense.cpp:21]   --->   Operation 72 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 73 [1/1] (1.85ns)   --->   "%icmp_ln935 = icmp eq i25 %mul_ln941, 0" [lib/dense.cpp:21]   --->   Operation 73 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.79ns)   --->   "%tmp_V_3 = sub i25 0, %mul_ln941" [lib/dense.cpp:21]   --->   Operation 74 'sub' 'tmp_V_3' <Predicate = (p_Result_13)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.88ns)   --->   "%tmp_V_5 = select i1 %p_Result_13, i25 %tmp_V_3, i25 %mul_ln941" [lib/dense.cpp:21]   --->   Operation 75 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln938_1 = sext i25 %tmp_V_5 to i30" [lib/dense.cpp:21]   --->   Operation 76 'sext' 'sext_ln938_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_s = call i30 @llvm.part.select.i30(i30 %sext_ln938_1, i32 29, i32 0) nounwind" [lib/dense.cpp:21]   --->   Operation 77 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_s)" [lib/dense.cpp:21]   --->   Operation 78 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.50ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_14, i1 true) nounwind" [lib/dense.cpp:21]   --->   Operation 79 'cttz' 'l' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.91ns)   --->   "%sub_ln944 = sub nsw i32 30, %l" [lib/dense.cpp:21]   --->   Operation 80 'sub' 'sub_ln944' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944 to i30" [lib/dense.cpp:21]   --->   Operation 81 'trunc' 'trunc_ln944_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944 to i5" [lib/dense.cpp:21]   --->   Operation 82 'trunc' 'trunc_ln947_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l to i8" [lib/dense.cpp:21]   --->   Operation 83 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 84 [1/1] (1.91ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 84 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 85 'partselect' 'tmp_15' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.90ns)   --->   "%icmp_ln947_3 = icmp sgt i31 %tmp_15, 0" [lib/dense.cpp:21]   --->   Operation 86 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.46ns)   --->   "%sub_ln947_1 = sub i5 -9, %trunc_ln947_1" [lib/dense.cpp:21]   --->   Operation 87 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i30" [lib/dense.cpp:21]   --->   Operation 88 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%lshr_ln947_1 = lshr i30 -1, %zext_ln947_1" [lib/dense.cpp:21]   --->   Operation 89 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%p_Result_10 = and i30 %sext_ln938_1, %lshr_ln947_1" [lib/dense.cpp:21]   --->   Operation 90 'and' 'p_Result_10' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.93ns) (out node of the LUT)   --->   "%icmp_ln947_2 = icmp ne i30 %p_Result_10, 0" [lib/dense.cpp:21]   --->   Operation 91 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947_3, %icmp_ln947_2" [lib/dense.cpp:21]   --->   Operation 92 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lib/dense.cpp:21]   --->   Operation 93 'bitselect' 'tmp_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949_1 = xor i1 %tmp_16, true" [lib/dense.cpp:21]   --->   Operation 94 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.88ns)   --->   "%add_ln949_1 = add i30 -24, %trunc_ln944_1" [lib/dense.cpp:21]   --->   Operation 95 'add' 'add_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i30.i30(i30 %sext_ln938_1, i30 %add_ln949_1)" [lib/dense.cpp:21]   --->   Operation 96 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949_1 = and i1 %p_Result_11, %xor_ln949_1" [lib/dense.cpp:21]   --->   Operation 97 'and' 'and_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949_1, %a" [lib/dense.cpp:21]   --->   Operation 98 'or' 'or_ln949_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [lib/dense.cpp:21]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.71>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%m = zext i30 %sext_ln938_1 to i32" [lib/dense.cpp:21]   --->   Operation 100 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.91ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [lib/dense.cpp:21]   --->   Operation 101 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 102 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [lib/dense.cpp:21]   --->   Operation 103 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.91ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 104 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [lib/dense.cpp:21]   --->   Operation 105 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_9 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [lib/dense.cpp:21]   --->   Operation 106 'select' 'm_9' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_11 = add i32 %or_ln, %m_9" [lib/dense.cpp:21]   --->   Operation 107 'add' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_11, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 108 'partselect' 'm_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_11, i32 25)" [lib/dense.cpp:21]   --->   Operation 109 'bitselect' 'tmp_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.22>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%m_14 = zext i31 %m_4 to i32" [lib/dense.cpp:21]   --->   Operation 110 'zext' 'm_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.93ns)   --->   "%select_ln964_1 = select i1 %tmp_17, i8 127, i8 126" [lib/dense.cpp:21]   --->   Operation 111 'select' 'select_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, %trunc_ln943_1" [lib/dense.cpp:21]   --->   Operation 112 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [lib/dense.cpp:21]   --->   Operation 113 'add' 'add_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_13, i8 %add_ln964_1)" [lib/dense.cpp:21]   --->   Operation 114 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_14, i9 %tmp_5, i32 23, i32 31)" [lib/dense.cpp:21]   --->   Operation 115 'partset' 'p_Result_15' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_15 to float" [lib/dense.cpp:21]   --->   Operation 116 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.65ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [lib/dense.cpp:21]   --->   Operation 117 'select' 'select_ln935' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 118 [4/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 118 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 119 [3/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 120 [2/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 121 [1/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 121 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 7.26>
ST_13 : Operation 123 [1/2] (2.41ns)   --->   "%tmp_V_6 = load i9* %dense_biases_V_addr, align 2" [lib/dense.cpp:24]   --->   Operation 123 'load' 'tmp_V_6' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_13 : Operation 124 [1/1] (1.62ns)   --->   "%tmp_V = sub i9 0, %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 124 'sub' 'tmp_V' <Predicate = (p_Result_16)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.72ns)   --->   "%tmp_V_7 = select i1 %p_Result_16, i9 %tmp_V, i9 %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 125 'select' 'tmp_V_7' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln938 = sext i9 %tmp_V_7 to i15" [lib/dense.cpp:24]   --->   Operation 126 'sext' 'sext_ln938' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_3 = call i15 @llvm.part.select.i15(i15 %sext_ln938, i32 14, i32 0) nounwind" [lib/dense.cpp:24]   --->   Operation 127 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_3)" [lib/dense.cpp:24]   --->   Operation 128 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (2.50ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [lib/dense.cpp:24]   --->   Operation 129 'cttz' 'l_1' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l_1 to i8" [lib/dense.cpp:24]   --->   Operation 130 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 6.45>
ST_14 : Operation 131 [1/1] (1.91ns)   --->   "%sub_ln944_1 = sub nsw i32 15, %l_1" [lib/dense.cpp:24]   --->   Operation 131 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944_1 to i15" [lib/dense.cpp:24]   --->   Operation 132 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (1.91ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 133 'add' 'lsb_index_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 134 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.90ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_11, 0" [lib/dense.cpp:24]   --->   Operation 135 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944_1 to i4" [lib/dense.cpp:24]   --->   Operation 136 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.40ns)   --->   "%sub_ln947 = sub i4 -8, %trunc_ln947" [lib/dense.cpp:24]   --->   Operation 137 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i15" [lib/dense.cpp:24]   --->   Operation 138 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i15 -1, %zext_ln947" [lib/dense.cpp:24]   --->   Operation 139 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_5 = and i15 %sext_ln938, %lshr_ln947" [lib/dense.cpp:24]   --->   Operation 140 'and' 'p_Result_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i15 %p_Result_5, 0" [lib/dense.cpp:24]   --->   Operation 141 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 1.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947, %icmp_ln947_1" [lib/dense.cpp:24]   --->   Operation 142 'and' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [lib/dense.cpp:24]   --->   Operation 143 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949 = xor i1 %tmp_12, true" [lib/dense.cpp:24]   --->   Operation 144 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (1.63ns)   --->   "%add_ln949 = add i15 -24, %trunc_ln944" [lib/dense.cpp:24]   --->   Operation 145 'add' 'add_ln949' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %sext_ln938, i15 %add_ln949)" [lib/dense.cpp:24]   --->   Operation 146 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949 = and i1 %p_Result_6, %xor_ln949" [lib/dense.cpp:24]   --->   Operation 147 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949, %a_1" [lib/dense.cpp:24]   --->   Operation 148 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [lib/dense.cpp:24]   --->   Operation 149 'bitconcatenate' 'or_ln949_1' <Predicate = true> <Delay = 0.71>
ST_14 : Operation 150 [1/1] (1.91ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [lib/dense.cpp:24]   --->   Operation 150 'icmp' 'icmp_ln958_1' <Predicate = true> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 8.10>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%m_1 = zext i15 %sext_ln938 to i32" [lib/dense.cpp:24]   --->   Operation 151 'zext' 'm_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (1.91ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 152 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958_1 = lshr i32 %m_1, %add_ln958_1" [lib/dense.cpp:24]   --->   Operation 153 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (1.91ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 154 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln958_1 = shl i32 %m_1, %sub_ln958_1" [lib/dense.cpp:24]   --->   Operation 155 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [lib/dense.cpp:24]   --->   Operation 156 'select' 'm_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_3 = add i32 %m_2, %or_ln949_1" [lib/dense.cpp:24]   --->   Operation 157 'add' 'm_3' <Predicate = true> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 158 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [lib/dense.cpp:24]   --->   Operation 159 'zext' 'm_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)" [lib/dense.cpp:24]   --->   Operation 160 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.93ns)   --->   "%select_ln964 = select i1 %tmp_13, i8 127, i8 126" [lib/dense.cpp:24]   --->   Operation 161 'select' 'select_ln964' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [lib/dense.cpp:24]   --->   Operation 162 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 163 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [lib/dense.cpp:24]   --->   Operation 163 'add' 'add_ln964' <Predicate = true> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_16, i8 %add_ln964)" [lib/dense.cpp:24]   --->   Operation 164 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_4, i32 23, i32 31)" [lib/dense.cpp:24]   --->   Operation 165 'partset' 'p_Result_18' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 7.28>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_18 to float" [lib/dense.cpp:24]   --->   Operation 166 'bitcast' 'bitcast_ln739_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [4/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 167 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.28>
ST_17 : Operation 168 [3/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 168 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 7.28>
ST_18 : Operation 169 [2/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 169 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.28>
ST_19 : Operation 170 [1/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 170 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 1.56>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 171 'getelementptr' 'dense_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (1.56ns)   --->   "store float %tmp, float* %dense_array_addr_2, align 4" [lib/dense.cpp:24]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 8.11>
ST_21 : Operation 174 [1/2] (8.11ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, i16* %prediction_V_V)" [lib/dense.cpp:27]   --->   Operation 174 'call' <Predicate = true> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [lib/dense.cpp:28]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dense_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000000000000000]
dense_array          (alloca           ) [ 0011111111111111111111]
br_ln0               (br               ) [ 0110000000000000000000]
phi_ln13             (phi              ) [ 0010000000000000000000]
add_ln13             (add              ) [ 0110000000000000000000]
zext_ln13            (zext             ) [ 0000000000000000000000]
dense_array_addr     (getelementptr    ) [ 0000000000000000000000]
store_ln13           (store            ) [ 0000000000000000000000]
icmp_ln13            (icmp             ) [ 0010000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000]
br_ln13              (br               ) [ 0110000000000000000000]
br_ln15              (br               ) [ 0011111111111111111110]
d_0                  (phi              ) [ 0001000000000000000000]
zext_ln15            (zext             ) [ 0000111111111000000000]
icmp_ln15            (icmp             ) [ 0001111111111111111110]
empty_42             (speclooptripcount) [ 0000000000000000000000]
d                    (add              ) [ 0011111111111111111110]
br_ln15              (br               ) [ 0000000000000000000000]
zext_ln936           (zext             ) [ 0000111111111111111110]
zext_ln19            (zext             ) [ 0000111111111000000000]
br_ln19              (br               ) [ 0001111111111111111110]
w_sum_0              (phi              ) [ 0000111111111111111100]
f_0                  (phi              ) [ 0000100000000000000000]
icmp_ln19            (icmp             ) [ 0001111111111111111110]
empty_43             (speclooptripcount) [ 0000000000000000000000]
f                    (add              ) [ 0001111111111111111110]
br_ln19              (br               ) [ 0000000000000000000000]
zext_ln21            (zext             ) [ 0000000000000000000000]
tmp_9                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116          (zext             ) [ 0000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000000000000]
add_ln1116           (add              ) [ 0000000000000000000000]
add_ln1116_1         (add              ) [ 0000000000000000000000]
zext_ln1116_2        (zext             ) [ 0000000000000000000000]
dense_weights_V_addr (getelementptr    ) [ 0000010000000000000000]
flat_array_V_addr    (getelementptr    ) [ 0000010000000000000000]
dense_biases_V_addr  (getelementptr    ) [ 0000000000000100000000]
lshr_ln936           (lshr             ) [ 0000000000000000000000]
p_Result_16          (trunc            ) [ 0000000000000111000000]
dense_weights_V_load (load             ) [ 0000000000000000000000]
sext_ln941           (sext             ) [ 0000000000000000000000]
flat_array_V_load    (load             ) [ 0000000000000000000000]
zext_ln941           (zext             ) [ 0000000000000000000000]
mul_ln941            (mul              ) [ 0000001000000000000000]
p_Result_13          (bitselect        ) [ 0000001110000000000000]
icmp_ln935           (icmp             ) [ 0000000110000000000000]
tmp_V_3              (sub              ) [ 0000000000000000000000]
tmp_V_5              (select           ) [ 0000000000000000000000]
sext_ln938_1         (sext             ) [ 0000000100000000000000]
p_Result_s           (partselect       ) [ 0000000000000000000000]
p_Result_14          (bitconcatenate   ) [ 0000000000000000000000]
l                    (cttz             ) [ 0000000000000000000000]
sub_ln944            (sub              ) [ 0000000100000000000000]
trunc_ln944_1        (trunc            ) [ 0000000100000000000000]
trunc_ln947_1        (trunc            ) [ 0000000100000000000000]
trunc_ln943_1        (trunc            ) [ 0000000110000000000000]
lsb_index            (add              ) [ 0000000000000000000000]
tmp_15               (partselect       ) [ 0000000000000000000000]
icmp_ln947_3         (icmp             ) [ 0000000000000000000000]
sub_ln947_1          (sub              ) [ 0000000000000000000000]
zext_ln947_1         (zext             ) [ 0000000000000000000000]
lshr_ln947_1         (lshr             ) [ 0000000000000000000000]
p_Result_10          (and              ) [ 0000000000000000000000]
icmp_ln947_2         (icmp             ) [ 0000000000000000000000]
a                    (and              ) [ 0000000000000000000000]
tmp_16               (bitselect        ) [ 0000000000000000000000]
xor_ln949_1          (xor              ) [ 0000000000000000000000]
add_ln949_1          (add              ) [ 0000000000000000000000]
p_Result_11          (bitselect        ) [ 0000000000000000000000]
and_ln949_1          (and              ) [ 0000000000000000000000]
or_ln949_2           (or               ) [ 0000000000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000000000000]
m                    (zext             ) [ 0000000000000000000000]
icmp_ln958           (icmp             ) [ 0000000000000000000000]
add_ln958            (add              ) [ 0000000000000000000000]
lshr_ln958           (lshr             ) [ 0000000000000000000000]
sub_ln958            (sub              ) [ 0000000000000000000000]
shl_ln958            (shl              ) [ 0000000000000000000000]
m_9                  (select           ) [ 0000000000000000000000]
m_11                 (add              ) [ 0000000000000000000000]
m_4                  (partselect       ) [ 0000000010000000000000]
tmp_17               (bitselect        ) [ 0000000010000000000000]
m_14                 (zext             ) [ 0000000000000000000000]
select_ln964_1       (select           ) [ 0000000000000000000000]
sub_ln964_1          (sub              ) [ 0000000000000000000000]
add_ln964_1          (add              ) [ 0000000000000000000000]
tmp_5                (bitconcatenate   ) [ 0000000000000000000000]
p_Result_15          (partset          ) [ 0000000000000000000000]
bitcast_ln739        (bitcast          ) [ 0000000000000000000000]
select_ln935         (select           ) [ 0000000001111000000000]
w_sum                (fadd             ) [ 0001111111111111111110]
br_ln19              (br               ) [ 0001111111111111111110]
tmp_V_6              (load             ) [ 0000000000000000000000]
tmp_V                (sub              ) [ 0000000000000000000000]
tmp_V_7              (select           ) [ 0000000000000000000000]
sext_ln938           (sext             ) [ 0000000000000011000000]
p_Result_3           (partselect       ) [ 0000000000000000000000]
p_Result_17          (bitconcatenate   ) [ 0000000000000000000000]
l_1                  (cttz             ) [ 0000000000000010000000]
trunc_ln943          (trunc            ) [ 0000000000000011000000]
sub_ln944_1          (sub              ) [ 0000000000000001000000]
trunc_ln944          (trunc            ) [ 0000000000000000000000]
lsb_index_1          (add              ) [ 0000000000000000000000]
tmp_11               (partselect       ) [ 0000000000000000000000]
icmp_ln947           (icmp             ) [ 0000000000000000000000]
trunc_ln947          (trunc            ) [ 0000000000000000000000]
sub_ln947            (sub              ) [ 0000000000000000000000]
zext_ln947           (zext             ) [ 0000000000000000000000]
lshr_ln947           (lshr             ) [ 0000000000000000000000]
p_Result_5           (and              ) [ 0000000000000000000000]
icmp_ln947_1         (icmp             ) [ 0000000000000000000000]
a_1                  (and              ) [ 0000000000000000000000]
tmp_12               (bitselect        ) [ 0000000000000000000000]
xor_ln949            (xor              ) [ 0000000000000000000000]
add_ln949            (add              ) [ 0000000000000000000000]
p_Result_6           (bitselect        ) [ 0000000000000000000000]
and_ln949            (and              ) [ 0000000000000000000000]
or_ln949             (or               ) [ 0000000000000000000000]
or_ln949_1           (bitconcatenate   ) [ 0000000000000001000000]
icmp_ln958_1         (icmp             ) [ 0000000000000001000000]
m_1                  (zext             ) [ 0000000000000000000000]
add_ln958_1          (add              ) [ 0000000000000000000000]
lshr_ln958_1         (lshr             ) [ 0000000000000000000000]
sub_ln958_1          (sub              ) [ 0000000000000000000000]
shl_ln958_1          (shl              ) [ 0000000000000000000000]
m_2                  (select           ) [ 0000000000000000000000]
m_3                  (add              ) [ 0000000000000000000000]
m_s                  (partselect       ) [ 0000000000000000000000]
m_15                 (zext             ) [ 0000000000000000000000]
tmp_13               (bitselect        ) [ 0000000000000000000000]
select_ln964         (select           ) [ 0000000000000000000000]
sub_ln964            (sub              ) [ 0000000000000000000000]
add_ln964            (add              ) [ 0000000000000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000000000000]
p_Result_18          (partset          ) [ 0000000000000000100000]
bitcast_ln739_1      (bitcast          ) [ 0000000000000000011100]
tmp                  (fadd             ) [ 0000000000000000000010]
dense_array_addr_2   (getelementptr    ) [ 0000000000000000000000]
store_ln24           (store            ) [ 0000000000000000000000]
br_ln15              (br               ) [ 0011111111111111111110]
call_ln27            (call             ) [ 0000000000000000000000]
ret_ln28             (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_biases_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i30"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i15"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="dense_array_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_array_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 store_ln24/20 "/>
</bind>
</comp>

<comp id="161" class="1004" name="dense_weights_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_V_addr/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_V_load/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="flat_array_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_V_load/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dense_biases_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="1"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_V_addr/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dense_array_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="9"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/20 "/>
</bind>
</comp>

<comp id="207" class="1005" name="phi_ln13_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="phi_ln13_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="d_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="d_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="w_sum_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="w_sum_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="f_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="f_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_soft_max_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="4"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/9 tmp/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln13_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln13_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln15_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln15_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="d_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln936_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln936/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln19_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln19_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="f_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln21_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_9_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln1116_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1116_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln1116_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln1116_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="0" index="1" bw="12" slack="0"/>
<pin id="355" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln1116_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lshr_ln936_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="1"/>
<pin id="365" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln936/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_16_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln941_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln941/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln941_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln941/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Result_13_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="25" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln935_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="25" slack="1"/>
<pin id="388" dir="0" index="1" bw="25" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_V_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="25" slack="1"/>
<pin id="394" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_3/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_V_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="25" slack="0"/>
<pin id="399" dir="0" index="2" bw="25" slack="1"/>
<pin id="400" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln938_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="0"/>
<pin id="404" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln938_1/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Result_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="30" slack="0"/>
<pin id="408" dir="0" index="1" bw="25" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="1" slack="0"/>
<pin id="411" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_14_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="30" slack="0"/>
<pin id="420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="l_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln944_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln944_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln947_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln943_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="lsb_index_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_15_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln947_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="0" index="1" bw="31" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln947_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="1"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln947_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="lshr_ln947_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_10_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="30" slack="1"/>
<pin id="488" dir="0" index="1" bw="30" slack="0"/>
<pin id="489" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_10/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln947_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="30" slack="0"/>
<pin id="493" dir="0" index="1" bw="30" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="a_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_16_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln949_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln949_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="30" slack="1"/>
<pin id="520" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Result_11_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="25" slack="1"/>
<pin id="525" dir="0" index="2" bw="30" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln949_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln949_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="m_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="25" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln958_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln958_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lshr_ln958_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="30" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln958_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln958_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="30" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="m_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_9/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="m_11_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_11/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="m_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_17_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="m_14_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_14/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln964_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sub_ln964_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="2"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln964_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="3"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Result_15_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="31" slack="0"/>
<pin id="643" dir="0" index="2" bw="9" slack="0"/>
<pin id="644" dir="0" index="3" bw="6" slack="0"/>
<pin id="645" dir="0" index="4" bw="6" slack="0"/>
<pin id="646" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="bitcast_ln739_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln935_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="2"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="9" slack="0"/>
<pin id="666" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_V_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="9" slack="0"/>
<pin id="672" dir="0" index="2" bw="9" slack="0"/>
<pin id="673" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln938_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln938/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Result_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="15" slack="0"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="0" index="3" bw="1" slack="0"/>
<pin id="685" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_Result_17_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="15" slack="0"/>
<pin id="694" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="l_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/13 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln943_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sub_ln944_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln944_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lsb_index_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_11_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="0" index="3" bw="6" slack="0"/>
<pin id="730" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln947_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="31" slack="0"/>
<pin id="737" dir="0" index="1" bw="31" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln947_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sub_ln947_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln947_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/14 "/>
</bind>
</comp>

<comp id="755" class="1004" name="lshr_ln947_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="0"/>
<pin id="758" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Result_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="15" slack="1"/>
<pin id="763" dir="0" index="1" bw="15" slack="0"/>
<pin id="764" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_5/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln947_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="15" slack="0"/>
<pin id="768" dir="0" index="1" bw="15" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="a_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_12_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="6" slack="0"/>
<pin id="782" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xor_ln949_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln949_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="0" index="1" bw="15" slack="0"/>
<pin id="795" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Result_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="9" slack="1"/>
<pin id="801" dir="0" index="2" bw="15" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln949_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/14 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_ln949_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln949_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="icmp_ln958_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="m_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="2"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_1/15 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln958_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="6" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="1"/>
<pin id="837" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="lshr_ln958_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="15" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/15 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sub_ln958_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="1"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="shl_ln958_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/15 "/>
</bind>
</comp>

<comp id="856" class="1004" name="m_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="32" slack="0"/>
<pin id="860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="m_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="1"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/15 "/>
</bind>
</comp>

<comp id="868" class="1004" name="m_s_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="0" index="3" bw="6" slack="0"/>
<pin id="873" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/15 "/>
</bind>
</comp>

<comp id="878" class="1004" name="m_15_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="31" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/15 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_13_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln964_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/15 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sub_ln964_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="2"/>
<pin id="901" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/15 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln964_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/15 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="3"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="916" class="1004" name="p_Result_18_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="31" slack="0"/>
<pin id="919" dir="0" index="2" bw="9" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="0" index="4" bw="6" slack="0"/>
<pin id="922" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/15 "/>
</bind>
</comp>

<comp id="928" class="1004" name="bitcast_ln739_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739_1/16 "/>
</bind>
</comp>

<comp id="932" class="1007" name="mul_ln941_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="0"/>
<pin id="934" dir="0" index="1" bw="11" slack="0"/>
<pin id="935" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln941/5 "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_ln13_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="0"/>
<pin id="941" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="947" class="1005" name="zext_ln15_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="1"/>
<pin id="949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="955" class="1005" name="d_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln936_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln936 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln19_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="1"/>
<pin id="968" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="974" class="1005" name="f_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="979" class="1005" name="dense_weights_V_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="1"/>
<pin id="981" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_V_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="flat_array_V_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="1"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr "/>
</bind>
</comp>

<comp id="989" class="1005" name="dense_biases_V_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="1"/>
<pin id="991" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_V_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="p_Result_16_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="mul_ln941_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="25" slack="1"/>
<pin id="1002" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln941 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="p_Result_13_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="icmp_ln935_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="sext_ln938_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="30" slack="1"/>
<pin id="1020" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln938_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sub_ln944_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="trunc_ln944_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="30" slack="1"/>
<pin id="1034" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="trunc_ln947_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="1"/>
<pin id="1039" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="trunc_ln943_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="2"/>
<pin id="1044" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="m_4_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="31" slack="1"/>
<pin id="1049" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_17_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="select_ln935_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="w_sum_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sext_ln938_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="15" slack="1"/>
<pin id="1069" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln938 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="l_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="trunc_ln943_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="2"/>
<pin id="1081" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="sub_ln944_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="or_ln949_1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln949_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="icmp_ln958_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="p_Result_18_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="bitcast_ln739_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln739_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="229" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="211" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="211" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="279"><net_src comp="211" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="222" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="222" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="222" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="222" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="222" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="245" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="245" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="245" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="245" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="245" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="330" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="168" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="181" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="12" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="416" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="424" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="424" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="469"><net_src comp="455" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="94" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="465" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="450" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="511" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="497" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="556"><net_src comp="450" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="104" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="549" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="106" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="549" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="552" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="563" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="574" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="541" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="96" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="588" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="106" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="110" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="112" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="615" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="114" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="647"><net_src comp="116" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="612" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="633" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="650"><net_src comp="118" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="651"><net_src comp="86" pin="0"/><net_sink comp="640" pin=4"/></net>

<net id="655"><net_src comp="640" pin="5"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="26" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="120" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="194" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="675"><net_src comp="194" pin="3"/><net_sink comp="669" pin=2"/></net>

<net id="679"><net_src comp="669" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="122" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="124" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="12" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="695"><net_src comp="126" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="128" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="680" pin="4"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="74" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="690" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="76" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="130" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="710" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="82" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="84" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="86" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="739"><net_src comp="725" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="88" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="710" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="132" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="134" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="136" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="735" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="96" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="719" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="86" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="778" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="76" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="138" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="715" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="140" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="786" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="772" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="102" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="88" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="811" pin="2"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="719" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="12" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="838"><net_src comp="104" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="831" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="106" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="831" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="839" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="867"><net_src comp="856" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="874"><net_src comp="82" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="84" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="86" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="881"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="96" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="863" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="106" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="108" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="110" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="142" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="890" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="114" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=2"/></net>

<net id="923"><net_src comp="116" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="878" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="909" pin="3"/><net_sink comp="916" pin=2"/></net>

<net id="926"><net_src comp="118" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="927"><net_src comp="86" pin="0"/><net_sink comp="916" pin=4"/></net>

<net id="931"><net_src comp="928" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="936"><net_src comp="375" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="371" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="932" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="942"><net_src comp="264" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="950"><net_src comp="281" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="958"><net_src comp="291" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="963"><net_src comp="297" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="969"><net_src comp="301" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="977"><net_src comp="311" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="982"><net_src comp="161" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="987"><net_src comp="174" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="992"><net_src comp="187" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="997"><net_src comp="367" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1003"><net_src comp="932" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1010"><net_src comp="379" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1016"><net_src comp="386" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1021"><net_src comp="402" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1028"><net_src comp="432" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1035"><net_src comp="438" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1040"><net_src comp="442" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1045"><net_src comp="446" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1050"><net_src comp="594" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1055"><net_src comp="604" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1060"><net_src comp="656" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1065"><net_src comp="259" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1070"><net_src comp="676" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1077"><net_src comp="698" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1082"><net_src comp="706" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1087"><net_src comp="710" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1093"><net_src comp="817" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1098"><net_src comp="825" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1103"><net_src comp="916" pin="5"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1108"><net_src comp="928" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1113"><net_src comp="259" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_V_V | {3 21 }
	Port: dense_weights_V | {}
	Port: dense_biases_V | {}
 - Input state : 
	Port: dense_layer : flat_array_V | {4 5 }
	Port: dense_layer : prediction_V_V | {}
	Port: dense_layer : dense_weights_V | {4 5 }
	Port: dense_layer : dense_biases_V | {4 13 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		zext_ln13 : 1
		dense_array_addr : 2
		store_ln13 : 3
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
		zext_ln15 : 1
		icmp_ln15 : 1
		d : 1
		br_ln15 : 2
		zext_ln936 : 1
		zext_ln19 : 1
	State 4
		icmp_ln19 : 1
		f : 1
		br_ln19 : 2
		zext_ln21 : 1
		tmp_9 : 1
		zext_ln1116 : 2
		tmp_s : 1
		zext_ln1116_1 : 2
		add_ln1116 : 3
		add_ln1116_1 : 4
		zext_ln1116_2 : 5
		dense_weights_V_addr : 6
		dense_weights_V_load : 7
		flat_array_V_addr : 2
		flat_array_V_load : 3
		tmp_V_6 : 1
		p_Result_16 : 1
	State 5
		sext_ln941 : 1
		zext_ln941 : 1
		mul_ln941 : 2
		p_Result_13 : 3
	State 6
		tmp_V_5 : 1
		sext_ln938_1 : 2
		p_Result_s : 3
		p_Result_14 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944_1 : 7
		trunc_ln947_1 : 7
		trunc_ln943_1 : 6
	State 7
		tmp_15 : 1
		icmp_ln947_3 : 2
		zext_ln947_1 : 1
		lshr_ln947_1 : 2
		p_Result_10 : 3
		icmp_ln947_2 : 3
		a : 4
		tmp_16 : 1
		xor_ln949_1 : 2
		p_Result_11 : 1
		and_ln949_1 : 2
		or_ln949_2 : 4
		or_ln : 4
		icmp_ln958 : 1
		lshr_ln958 : 1
		shl_ln958 : 1
		m_9 : 2
		m_11 : 5
		m_4 : 6
		tmp_17 : 6
	State 8
		add_ln964_1 : 1
		tmp_5 : 2
		p_Result_15 : 3
		bitcast_ln739 : 4
		select_ln935 : 5
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_V : 1
		tmp_V_7 : 2
		sext_ln938 : 3
		p_Result_3 : 4
		p_Result_17 : 5
		l_1 : 6
		trunc_ln943 : 7
	State 14
		trunc_ln944 : 1
		lsb_index_1 : 1
		tmp_11 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_5 : 5
		icmp_ln947_1 : 5
		a_1 : 6
		tmp_12 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_6 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln949_1 : 6
		icmp_ln958_1 : 2
	State 15
		lshr_ln958_1 : 1
		shl_ln958_1 : 1
		m_2 : 2
		m_3 : 3
		m_s : 4
		m_15 : 5
		tmp_13 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_4 : 7
		p_Result_18 : 8
	State 16
		tmp : 1
	State 17
	State 18
	State 19
	State 20
		store_ln24 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |  grp_soft_max_fu_252  |    9    |  3.7165 |   1359  |   3086  |
|----------|-----------------------|---------|---------|---------|---------|
|   fadd   |       grp_fu_259      |    2    |    0    |   227   |   403   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    add_ln13_fu_264    |    0    |    0    |    0    |    13   |
|          |        d_fu_291       |    0    |    0    |    0    |    13   |
|          |        f_fu_311       |    0    |    0    |    0    |    15   |
|          |   add_ln1116_fu_346   |    0    |    0    |    0    |    11   |
|          |  add_ln1116_1_fu_352  |    0    |    0    |    0    |    11   |
|          |    lsb_index_fu_450   |    0    |    0    |    0    |    39   |
|          |   add_ln949_1_fu_517  |    0    |    0    |    0    |    37   |
|    add   |    add_ln958_fu_558   |    0    |    0    |    0    |    39   |
|          |      m_11_fu_588      |    0    |    0    |    0    |    39   |
|          |   add_ln964_1_fu_627  |    0    |    0    |    0    |    11   |
|          |   lsb_index_1_fu_719  |    0    |    0    |    0    |    39   |
|          |    add_ln949_fu_792   |    0    |    0    |    0    |    22   |
|          |   add_ln958_1_fu_834  |    0    |    0    |    0    |    39   |
|          |       m_3_fu_863      |    0    |    0    |    0    |    39   |
|          |    add_ln964_fu_903   |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_V_3_fu_391    |    0    |    0    |    0    |    32   |
|          |    sub_ln944_fu_432   |    0    |    0    |    0    |    39   |
|          |   sub_ln947_1_fu_471  |    0    |    0    |    0    |    15   |
|          |    sub_ln958_fu_569   |    0    |    0    |    0    |    39   |
|    sub   |   sub_ln964_1_fu_622  |    0    |    0    |    0    |    11   |
|          |      tmp_V_fu_663     |    0    |    0    |    0    |    16   |
|          |   sub_ln944_1_fu_710  |    0    |    0    |    0    |    39   |
|          |    sub_ln947_fu_745   |    0    |    0    |    0    |    13   |
|          |   sub_ln958_1_fu_845  |    0    |    0    |    0    |    39   |
|          |    sub_ln964_fu_898   |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   lshr_ln936_fu_362   |    0    |    0    |    0    |    23   |
|          |  lshr_ln947_1_fu_480  |    0    |    0    |    0    |    12   |
|   lshr   |   lshr_ln958_fu_563   |    0    |    0    |    0    |    85   |
|          |   lshr_ln947_fu_755   |    0    |    0    |    0    |    11   |
|          |  lshr_ln958_1_fu_839  |    0    |    0    |    0    |    85   |
|----------|-----------------------|---------|---------|---------|---------|
|    shl   |    shl_ln958_fu_574   |    0    |    0    |    0    |    85   |
|          |   shl_ln958_1_fu_850  |    0    |    0    |    0    |    85   |
|----------|-----------------------|---------|---------|---------|---------|
|   cttz   |        l_fu_424       |    0    |    0    |    40   |    36   |
|          |       l_1_fu_698      |    0    |    0    |    40   |    36   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln13_fu_275   |    0    |    0    |    0    |    9    |
|          |    icmp_ln15_fu_285   |    0    |    0    |    0    |    9    |
|          |    icmp_ln19_fu_305   |    0    |    0    |    0    |    11   |
|          |   icmp_ln935_fu_386   |    0    |    0    |    0    |    18   |
|   icmp   |  icmp_ln947_3_fu_465  |    0    |    0    |    0    |    18   |
|          |  icmp_ln947_2_fu_491  |    0    |    0    |    0    |    18   |
|          |   icmp_ln958_fu_552   |    0    |    0    |    0    |    18   |
|          |   icmp_ln947_fu_735   |    0    |    0    |    0    |    18   |
|          |  icmp_ln947_1_fu_766  |    0    |    0    |    0    |    13   |
|          |  icmp_ln958_1_fu_825  |    0    |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_V_5_fu_396    |    0    |    0    |    0    |    25   |
|          |       m_9_fu_580      |    0    |    0    |    0    |    32   |
|          | select_ln964_1_fu_615 |    0    |    0    |    0    |    8    |
|  select  |  select_ln935_fu_656  |    0    |    0    |    0    |    32   |
|          |     tmp_V_7_fu_669    |    0    |    0    |    0    |    9    |
|          |       m_2_fu_856      |    0    |    0    |    0    |    32   |
|          |  select_ln964_fu_890  |    0    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_10_fu_486  |    0    |    0    |    0    |    30   |
|          |        a_fu_497       |    0    |    0    |    0    |    2    |
|    and   |   and_ln949_1_fu_529  |    0    |    0    |    0    |    2    |
|          |   p_Result_5_fu_761   |    0    |    0    |    0    |    15   |
|          |       a_1_fu_772      |    0    |    0    |    0    |    2    |
|          |    and_ln949_fu_805   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    xor   |   xor_ln949_1_fu_511  |    0    |    0    |    0    |    2    |
|          |    xor_ln949_fu_786   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    or    |   or_ln949_2_fu_535   |    0    |    0    |    0    |    2    |
|          |    or_ln949_fu_811    |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    mul   |    mul_ln941_fu_932   |    1    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    zext_ln13_fu_270   |    0    |    0    |    0    |    0    |
|          |    zext_ln15_fu_281   |    0    |    0    |    0    |    0    |
|          |   zext_ln936_fu_297   |    0    |    0    |    0    |    0    |
|          |    zext_ln19_fu_301   |    0    |    0    |    0    |    0    |
|          |    zext_ln21_fu_317   |    0    |    0    |    0    |    0    |
|          |   zext_ln1116_fu_330  |    0    |    0    |    0    |    0    |
|          |  zext_ln1116_1_fu_342 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln1116_2_fu_357 |    0    |    0    |    0    |    0    |
|          |   zext_ln941_fu_375   |    0    |    0    |    0    |    0    |
|          |  zext_ln947_1_fu_476  |    0    |    0    |    0    |    0    |
|          |        m_fu_549       |    0    |    0    |    0    |    0    |
|          |      m_14_fu_612      |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_751   |    0    |    0    |    0    |    0    |
|          |       m_1_fu_831      |    0    |    0    |    0    |    0    |
|          |      m_15_fu_878      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |      tmp_9_fu_322     |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_334     |    0    |    0    |    0    |    0    |
|          |   p_Result_14_fu_416  |    0    |    0    |    0    |    0    |
|bitconcatenate|      or_ln_fu_541     |    0    |    0    |    0    |    0    |
|          |      tmp_5_fu_633     |    0    |    0    |    0    |    0    |
|          |   p_Result_17_fu_690  |    0    |    0    |    0    |    0    |
|          |   or_ln949_1_fu_817   |    0    |    0    |    0    |    0    |
|          |      tmp_4_fu_909     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_16_fu_367  |    0    |    0    |    0    |    0    |
|          |  trunc_ln944_1_fu_438 |    0    |    0    |    0    |    0    |
|          |  trunc_ln947_1_fu_442 |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln943_1_fu_446 |    0    |    0    |    0    |    0    |
|          |   trunc_ln943_fu_706  |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_715  |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_741  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   sext_ln941_fu_371   |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln938_1_fu_402  |    0    |    0    |    0    |    0    |
|          |   sext_ln938_fu_676   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_13_fu_379  |    0    |    0    |    0    |    0    |
|          |     tmp_16_fu_503     |    0    |    0    |    0    |    0    |
|          |   p_Result_11_fu_522  |    0    |    0    |    0    |    0    |
| bitselect|     tmp_17_fu_604     |    0    |    0    |    0    |    0    |
|          |     tmp_12_fu_778     |    0    |    0    |    0    |    0    |
|          |   p_Result_6_fu_798   |    0    |    0    |    0    |    0    |
|          |     tmp_13_fu_882     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   p_Result_s_fu_406   |    0    |    0    |    0    |    0    |
|          |     tmp_15_fu_455     |    0    |    0    |    0    |    0    |
|partselect|       m_4_fu_594      |    0    |    0    |    0    |    0    |
|          |   p_Result_3_fu_680   |    0    |    0    |    0    |    0    |
|          |     tmp_11_fu_725     |    0    |    0    |    0    |    0    |
|          |       m_s_fu_868      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|  partset |   p_Result_15_fu_640  |    0    |    0    |    0    |    0    |
|          |   p_Result_18_fu_916  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    12   |  3.7165 |   1666  |   4936  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|dense_array|    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln13_reg_939      |    4   |
|  bitcast_ln739_1_reg_1105  |   32   |
|         d_0_reg_218        |    4   |
|          d_reg_955         |    4   |
| dense_biases_V_addr_reg_989|    4   |
|dense_weights_V_addr_reg_979|   11   |
|         f_0_reg_241        |    8   |
|          f_reg_974         |    8   |
|  flat_array_V_addr_reg_984 |    8   |
|     icmp_ln935_reg_1013    |    1   |
|    icmp_ln958_1_reg_1095   |    1   |
|        l_1_reg_1074        |   32   |
|        m_4_reg_1047        |   31   |
|     mul_ln941_reg_1000     |   25   |
|     or_ln949_1_reg_1090    |   32   |
|    p_Result_13_reg_1007    |    1   |
|     p_Result_16_reg_994    |    1   |
|    p_Result_18_reg_1100    |   32   |
|      phi_ln13_reg_207      |    4   |
|    select_ln935_reg_1057   |   32   |
|    sext_ln938_1_reg_1018   |   30   |
|     sext_ln938_reg_1067    |   15   |
|    sub_ln944_1_reg_1084    |   32   |
|     sub_ln944_reg_1025     |   32   |
|       tmp_17_reg_1052      |    1   |
|        tmp_reg_1110        |   32   |
|   trunc_ln943_1_reg_1042   |    8   |
|    trunc_ln943_reg_1079    |    8   |
|   trunc_ln944_1_reg_1032   |   30   |
|   trunc_ln947_1_reg_1037   |    5   |
|       w_sum_0_reg_229      |   32   |
|       w_sum_reg_1062       |   32   |
|      zext_ln15_reg_947     |   10   |
|      zext_ln19_reg_966     |   12   |
|     zext_ln936_reg_960     |   64   |
+----------------------------+--------+
|            Total           |   618  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_168 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_229  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_259    |  p1  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  || 8.32075 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    3   |  1666  |  4936  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   618  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   12   |  2348  |  5010  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
