{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 20:50:44 2015 " "Info: Processing started: Wed Aug 12 20:50:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab7Bteset2 -c Lab7B --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab7Bteset2 -c Lab7B --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch " "Warning: Node \"dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch\" is a latch" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch " "Warning: Node \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch\" is a latch" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controlUnit:integ\|state.s3 " "Info: Detected ripple clock \"controlUnit:integ\|state.s3\" as buffer" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlUnit:integ\|state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlUnit:integ\|state.s2 " "Info: Detected ripple clock \"controlUnit:integ\|state.s2\" as buffer" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlUnit:integ\|state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataPath:TEST\|oneSecClock:clock\|clock " "Info: Detected ripple clock \"dataPath:TEST\|oneSecClock:clock\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataPath:TEST\|oneSecClock:clock\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4 " "Info: Detected gated clock \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4\" as buffer" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlUnit:integ\|state.s0 " "Info: Detected ripple clock \"controlUnit:integ\|state.s0\" as buffer" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlUnit:integ\|state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch register controlUnit:integ\|state.s2b 58.34 MHz 17.14 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 58.34 MHz between source register \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch\" and destination register \"controlUnit:integ\|state.s2b\" (period= 17.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.757 ns + Longest register register " "Info: + Longest register to register delay is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch 1 REG LCCOMB_X46_Y21_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 2; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:TEST|countDown:counter|tensDigit[1]~latch } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~tail_lut 2 COMB LCCOMB_X46_Y21_N12 1 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X46_Y21_N12; Fanout = 1; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~tail_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~latch dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 0.960 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~head_lut 3 COMB LCCOMB_X46_Y21_N10 7 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 0.960 ns; Loc. = LCCOMB_X46_Y21_N10; Fanout = 7; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut dataPath:TEST|countDown:counter|tensDigit[1]~head_lut } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.322 ns) 1.841 ns controlUnit:integ\|Selector5~1 4 COMB LCCOMB_X46_Y21_N14 1 " "Info: 4: + IC(0.559 ns) + CELL(0.322 ns) = 1.841 ns; Loc. = LCCOMB_X46_Y21_N14; Fanout = 1; COMB Node = 'controlUnit:integ\|Selector5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 2.661 ns controlUnit:integ\|Selector5~2 5 COMB LCCOMB_X46_Y21_N24 1 " "Info: 5: + IC(0.299 ns) + CELL(0.521 ns) = 2.661 ns; Loc. = LCCOMB_X46_Y21_N24; Fanout = 1; COMB Node = 'controlUnit:integ\|Selector5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.757 ns controlUnit:integ\|state.s2b 6 REG LCFF_X46_Y21_N25 11 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 2.757 ns; Loc. = LCFF_X46_Y21_N25; Fanout = 11; REG Node = 'controlUnit:integ\|state.s2b'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 46.97 % ) " "Info: Total cell delay = 1.295 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 53.03 % ) " "Info: Total interconnect delay = 1.462 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~latch dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~latch {} dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~head_lut {} controlUnit:integ|Selector5~1 {} controlUnit:integ|Selector5~2 {} controlUnit:integ|state.s2b {} } { 0.000ns 0.311ns 0.293ns 0.559ns 0.299ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.851 ns - Smallest " "Info: - Smallest clock skew is -5.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.853 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns controlUnit:integ\|state.s2b 3 REG LCFF_X46_Y21_N25 11 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X46_Y21_N25; Fanout = 11; REG Node = 'controlUnit:integ\|state.s2b'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.704 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 8.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.879 ns) 4.210 ns controlUnit:integ\|state.s0 2 REG LCFF_X46_Y21_N21 12 " "Info: 2: + IC(2.305 ns) + CELL(0.879 ns) = 4.210 ns; Loc. = LCFF_X46_Y21_N21; Fanout = 12; REG Node = 'controlUnit:integ\|state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { CLOCK_50 controlUnit:integ|state.s0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.521 ns) 5.322 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4 3 COMB LCCOMB_X45_Y21_N6 4 " "Info: 3: + IC(0.591 ns) + CELL(0.521 ns) = 5.322 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 4; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 7.127 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4clkctrl 4 COMB CLKCTRL_G11 2 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 7.127 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.178 ns) 8.704 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch 5 REG LCCOMB_X46_Y21_N26 2 " "Info: 5: + IC(1.399 ns) + CELL(0.178 ns) = 8.704 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 2; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~latch } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 29.92 % ) " "Info: Total cell delay = 2.604 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 70.08 % ) " "Info: Total interconnect delay = 6.100 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[1]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[1]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~latch dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~latch {} dataPath:TEST|countDown:counter|tensDigit[1]~tail_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~head_lut {} controlUnit:integ|Selector5~1 {} controlUnit:integ|Selector5~2 {} controlUnit:integ|state.s2b {} } { 0.000ns 0.311ns 0.293ns 0.559ns 0.299ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[1]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controlUnit:integ\|state.s2a dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch CLOCK_50 3.223 ns " "Info: Found hold time violation between source  pin or register \"controlUnit:integ\|state.s2a\" and destination pin or register \"dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch\" for clock \"CLOCK_50\" (Hold time is 3.223 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.851 ns + Largest " "Info: + Largest clock skew is 5.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.704 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.879 ns) 4.210 ns controlUnit:integ\|state.s0 2 REG LCFF_X46_Y21_N21 12 " "Info: 2: + IC(2.305 ns) + CELL(0.879 ns) = 4.210 ns; Loc. = LCFF_X46_Y21_N21; Fanout = 12; REG Node = 'controlUnit:integ\|state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { CLOCK_50 controlUnit:integ|state.s0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.521 ns) 5.322 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4 3 COMB LCCOMB_X45_Y21_N6 4 " "Info: 3: + IC(0.591 ns) + CELL(0.521 ns) = 5.322 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 4; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 7.127 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4clkctrl 4 COMB CLKCTRL_G11 2 " "Info: 4: + IC(1.805 ns) + CELL(0.000 ns) = 7.127 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.178 ns) 8.704 ns dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch 5 REG LCCOMB_X46_Y21_N30 2 " "Info: 5: + IC(1.399 ns) + CELL(0.178 ns) = 8.704 ns; Loc. = LCCOMB_X46_Y21_N30; Fanout = 2; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 29.92 % ) " "Info: Total cell delay = 2.604 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 70.08 % ) " "Info: Total interconnect delay = 6.100 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[0]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns controlUnit:integ\|state.s2a 3 REG LCFF_X46_Y21_N9 5 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X46_Y21_N9; Fanout = 5; REG Node = 'controlUnit:integ\|state.s2a'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CLOCK_50~clkctrl controlUnit:integ|state.s2a } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2a } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2a {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[0]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2a } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2a {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.351 ns - Shortest register register " "Info: - Shortest register to register delay is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:integ\|state.s2a 1 REG LCFF_X46_Y21_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y21_N9; Fanout = 5; REG Node = 'controlUnit:integ\|state.s2a'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:integ|state.s2a } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.178 ns) 1.137 ns controlUnit:integ\|twentyToLoad 2 COMB LCCOMB_X45_Y19_N24 4 " "Info: 2: + IC(0.959 ns) + CELL(0.178 ns) = 1.137 ns; Loc. = LCCOMB_X45_Y19_N24; Fanout = 4; COMB Node = 'controlUnit:integ\|twentyToLoad'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { controlUnit:integ|state.s2a controlUnit:integ|twentyToLoad } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.322 ns) 2.351 ns dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch 3 REG LCCOMB_X46_Y21_N30 2 " "Info: 3: + IC(0.892 ns) + CELL(0.322 ns) = 2.351 ns; Loc. = LCCOMB_X46_Y21_N30; Fanout = 2; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[0\]~latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { controlUnit:integ|twentyToLoad dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 21.27 % ) " "Info: Total cell delay = 0.500 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.851 ns ( 78.73 % ) " "Info: Total interconnect delay = 1.851 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { controlUnit:integ|state.s2a controlUnit:integ|twentyToLoad dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { controlUnit:integ|state.s2a {} controlUnit:integ|twentyToLoad {} dataPath:TEST|countDown:counter|tensDigit[0]~latch {} } { 0.000ns 0.959ns 0.892ns } { 0.000ns 0.178ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { CLOCK_50 controlUnit:integ|state.s0 dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:integ|state.s0 {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[1]~4clkctrl {} dataPath:TEST|countDown:counter|tensDigit[0]~latch {} } { 0.000ns 0.000ns 2.305ns 0.591ns 1.805ns 1.399ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2a } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2a {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { controlUnit:integ|state.s2a controlUnit:integ|twentyToLoad dataPath:TEST|countDown:counter|tensDigit[0]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { controlUnit:integ|state.s2a {} controlUnit:integ|twentyToLoad {} dataPath:TEST|countDown:counter|tensDigit[0]~latch {} } { 0.000ns 0.959ns 0.892ns } { 0.000ns 0.178ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlUnit:integ\|state.s2b KEY\[0\] CLOCK_50 6.426 ns register " "Info: tsu for register \"controlUnit:integ\|state.s2b\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 6.426 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.317 ns + Longest pin register " "Info: + Longest pin to register delay is 9.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 40 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 40; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.135 ns) + CELL(0.521 ns) 7.520 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~head_lut 2 COMB LCCOMB_X46_Y21_N10 7 " "Info: 2: + IC(6.135 ns) + CELL(0.521 ns) = 7.520 ns; Loc. = LCCOMB_X46_Y21_N10; Fanout = 7; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~head_lut } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.322 ns) 8.401 ns controlUnit:integ\|Selector5~1 3 COMB LCCOMB_X46_Y21_N14 1 " "Info: 3: + IC(0.559 ns) + CELL(0.322 ns) = 8.401 ns; Loc. = LCCOMB_X46_Y21_N14; Fanout = 1; COMB Node = 'controlUnit:integ\|Selector5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 9.221 ns controlUnit:integ\|Selector5~2 4 COMB LCCOMB_X46_Y21_N24 1 " "Info: 4: + IC(0.299 ns) + CELL(0.521 ns) = 9.221 ns; Loc. = LCCOMB_X46_Y21_N24; Fanout = 1; COMB Node = 'controlUnit:integ\|Selector5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.317 ns controlUnit:integ\|state.s2b 5 REG LCFF_X46_Y21_N25 11 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 9.317 ns; Loc. = LCFF_X46_Y21_N25; Fanout = 11; REG Node = 'controlUnit:integ\|state.s2b'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 24.94 % ) " "Info: Total cell delay = 2.324 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.993 ns ( 75.06 % ) " "Info: Total interconnect delay = 6.993 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.317 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.317 ns" { KEY[0] {} KEY[0]~combout {} dataPath:TEST|countDown:counter|tensDigit[1]~head_lut {} controlUnit:integ|Selector5~1 {} controlUnit:integ|Selector5~2 {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 6.135ns 0.559ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns controlUnit:integ\|state.s2b 3 REG LCFF_X46_Y21_N25 11 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X46_Y21_N25; Fanout = 11; REG Node = 'controlUnit:integ\|state.s2b'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "controlUnit.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.317 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~head_lut controlUnit:integ|Selector5~1 controlUnit:integ|Selector5~2 controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.317 ns" { KEY[0] {} KEY[0]~combout {} dataPath:TEST|countDown:counter|tensDigit[1]~head_lut {} controlUnit:integ|Selector5~1 {} controlUnit:integ|Selector5~2 {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 6.135ns 0.559ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl controlUnit:integ|state.s2b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} controlUnit:integ|state.s2b {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[5\] dataPath:TEST\|displayChosen3\[0\] 15.367 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[5\]\" through register \"dataPath:TEST\|displayChosen3\[0\]\" is 15.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.515 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.879 ns) 3.366 ns dataPath:TEST\|oneSecClock:clock\|clock 2 REG LCFF_X2_Y20_N9 2 " "Info: 2: + IC(1.461 ns) + CELL(0.879 ns) = 3.366 ns; Loc. = LCFF_X2_Y20_N9; Fanout = 2; REG Node = 'dataPath:TEST\|oneSecClock:clock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.000 ns) 4.926 ns dataPath:TEST\|oneSecClock:clock\|clock~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.560 ns) + CELL(0.000 ns) = 4.926 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'dataPath:TEST\|oneSecClock:clock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 6.515 ns dataPath:TEST\|displayChosen3\[0\] 4 REG LCFF_X45_Y21_N15 4 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 6.515 ns; Loc. = LCFF_X45_Y21_N15; Fanout = 4; REG Node = 'dataPath:TEST\|displayChosen3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|displayChosen3[0] } "NODE_NAME" } } { "dataPath.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.48 % ) " "Info: Total cell delay = 2.507 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.008 ns ( 61.52 % ) " "Info: Total interconnect delay = 4.008 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|displayChosen3[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { CLOCK_50 {} CLOCK_50~combout {} dataPath:TEST|oneSecClock:clock|clock {} dataPath:TEST|oneSecClock:clock|clock~clkctrl {} dataPath:TEST|displayChosen3[0] {} } { 0.000ns 0.000ns 1.461ns 1.560ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "dataPath.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.575 ns + Longest register pin " "Info: + Longest register to pin delay is 8.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:TEST\|displayChosen3\[0\] 1 REG LCFF_X45_Y21_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N15; Fanout = 4; REG Node = 'dataPath:TEST\|displayChosen3\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:TEST|displayChosen3[0] } "NODE_NAME" } } { "dataPath.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.521 ns) 2.071 ns dataPath:TEST\|seg7DisplayforThird:thirdHEX\|Display~0 2 COMB LCCOMB_X38_Y20_N6 1 " "Info: 2: + IC(1.550 ns) + CELL(0.521 ns) = 2.071 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 1; COMB Node = 'dataPath:TEST\|seg7DisplayforThird:thirdHEX\|Display~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { dataPath:TEST|displayChosen3[0] dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 } "NODE_NAME" } } { "seg7DisplayforThird.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforThird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(2.860 ns) 8.575 ns HEX1\[5\] 3 PIN PIN_D2 0 " "Info: 3: + IC(3.644 ns) + CELL(2.860 ns) = 8.575 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 HEX1[5] } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.381 ns ( 39.43 % ) " "Info: Total cell delay = 3.381 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.194 ns ( 60.57 % ) " "Info: Total interconnect delay = 5.194 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { dataPath:TEST|displayChosen3[0] dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 HEX1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { dataPath:TEST|displayChosen3[0] {} dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 {} HEX1[5] {} } { 0.000ns 1.550ns 3.644ns } { 0.000ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|displayChosen3[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { CLOCK_50 {} CLOCK_50~combout {} dataPath:TEST|oneSecClock:clock|clock {} dataPath:TEST|oneSecClock:clock|clock~clkctrl {} dataPath:TEST|displayChosen3[0] {} } { 0.000ns 0.000ns 1.461ns 1.560ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { dataPath:TEST|displayChosen3[0] dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 HEX1[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { dataPath:TEST|displayChosen3[0] {} dataPath:TEST|seg7DisplayforThird:thirdHEX|Display~0 {} HEX1[5] {} } { 0.000ns 1.550ns 3.644ns } { 0.000ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated KEY\[0\] CLOCK_50 1.261 ns register " "Info: th for register \"dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 1.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.521 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.879 ns) 3.366 ns dataPath:TEST\|oneSecClock:clock\|clock 2 REG LCFF_X2_Y20_N9 2 " "Info: 2: + IC(1.461 ns) + CELL(0.879 ns) = 3.366 ns; Loc. = LCFF_X2_Y20_N9; Fanout = 2; REG Node = 'dataPath:TEST\|oneSecClock:clock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.000 ns) 4.926 ns dataPath:TEST\|oneSecClock:clock\|clock~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.560 ns) + CELL(0.000 ns) = 4.926 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'dataPath:TEST\|oneSecClock:clock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 6.521 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated 4 REG LCFF_X46_Y22_N17 1 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 6.521 ns; Loc. = LCFF_X46_Y22_N17; Fanout = 1; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.45 % ) " "Info: Total cell delay = 2.507 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 61.55 % ) " "Info: Total interconnect delay = 4.014 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { CLOCK_50 {} CLOCK_50~combout {} dataPath:TEST|oneSecClock:clock|clock {} dataPath:TEST|oneSecClock:clock|clock~clkctrl {} dataPath:TEST|countDown:counter|tensDigit[1]~_emulated {} } { 0.000ns 0.000ns 1.461ns 1.560ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 40 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 40; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab7Btest2.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.545 ns) 3.565 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4 2 COMB LCCOMB_X45_Y21_N6 4 " "Info: 2: + IC(2.156 ns) + CELL(0.545 ns) = 3.565 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 4; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~4 } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.322 ns) 4.713 ns dataPath:TEST\|countDown:counter\|tensDigit\[0\]~head_lut 3 COMB LCCOMB_X46_Y21_N0 7 " "Info: 3: + IC(0.826 ns) + CELL(0.322 ns) = 4.713 ns; Loc. = LCCOMB_X46_Y21_N0; Fanout = 7; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[0\]~head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[0]~head_lut } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.178 ns) 5.450 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~data_lut 4 COMB LCCOMB_X46_Y22_N16 1 " "Info: 4: + IC(0.559 ns) + CELL(0.178 ns) = 5.450 ns; Loc. = LCCOMB_X46_Y22_N16; Fanout = 1; COMB Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~data_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { dataPath:TEST|countDown:counter|tensDigit[0]~head_lut dataPath:TEST|countDown:counter|tensDigit[1]~data_lut } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.546 ns dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated 5 REG LCFF_X46_Y22_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.546 ns; Loc. = LCFF_X46_Y22_N17; Fanout = 1; REG Node = 'dataPath:TEST\|countDown:counter\|tensDigit\[1\]~_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:TEST|countDown:counter|tensDigit[1]~data_lut dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "countDown.v" "" { Text "I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 36.15 % ) " "Info: Total cell delay = 2.005 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.541 ns ( 63.85 % ) " "Info: Total interconnect delay = 3.541 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[0]~head_lut dataPath:TEST|countDown:counter|tensDigit[1]~data_lut dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { KEY[0] {} KEY[0]~combout {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[0]~head_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~data_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~_emulated {} } { 0.000ns 0.000ns 2.156ns 0.826ns 0.559ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.521 ns" { CLOCK_50 dataPath:TEST|oneSecClock:clock|clock dataPath:TEST|oneSecClock:clock|clock~clkctrl dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.521 ns" { CLOCK_50 {} CLOCK_50~combout {} dataPath:TEST|oneSecClock:clock|clock {} dataPath:TEST|oneSecClock:clock|clock~clkctrl {} dataPath:TEST|countDown:counter|tensDigit[1]~_emulated {} } { 0.000ns 0.000ns 1.461ns 1.560ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { KEY[0] dataPath:TEST|countDown:counter|tensDigit[1]~4 dataPath:TEST|countDown:counter|tensDigit[0]~head_lut dataPath:TEST|countDown:counter|tensDigit[1]~data_lut dataPath:TEST|countDown:counter|tensDigit[1]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { KEY[0] {} KEY[0]~combout {} dataPath:TEST|countDown:counter|tensDigit[1]~4 {} dataPath:TEST|countDown:counter|tensDigit[0]~head_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~data_lut {} dataPath:TEST|countDown:counter|tensDigit[1]~_emulated {} } { 0.000ns 0.000ns 2.156ns 0.826ns 0.559ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 20:50:45 2015 " "Info: Processing ended: Wed Aug 12 20:50:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
