// Seed: 2494890324
module module_0;
  uwire id_2 = 1 - ((1));
  always_latch @(id_2 or negedge id_2) begin
    id_1 <= 1;
  end
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wor   id_2
);
  always_ff @(posedge (id_2)) begin
    id_0 = id_1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
