--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ripple_carry_adder.twx ripple_carry_adder.ncd -o
ripple_carry_adder.twr ripple_carry_adder.pcf

Design file:              ripple_carry_adder.ncd
Physical constraint file: ripple_carry_adder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |carry_out      |    9.269|
a<0>           |sum<0>         |    6.215|
a<0>           |sum<1>         |    7.082|
a<0>           |sum<2>         |    8.423|
a<0>           |sum<3>         |    9.377|
a<1>           |carry_out      |    8.992|
a<1>           |sum<1>         |    6.745|
a<1>           |sum<2>         |    8.146|
a<1>           |sum<3>         |    9.100|
a<2>           |carry_out      |    7.747|
a<2>           |sum<2>         |    7.108|
a<2>           |sum<3>         |    7.855|
a<3>           |carry_out      |    6.523|
a<3>           |sum<3>         |    6.671|
b<0>           |carry_out      |    9.880|
b<0>           |sum<0>         |    6.881|
b<0>           |sum<1>         |    7.693|
b<0>           |sum<2>         |    9.034|
b<0>           |sum<3>         |    9.988|
b<1>           |carry_out      |    8.801|
b<1>           |sum<1>         |    6.589|
b<1>           |sum<2>         |    7.955|
b<1>           |sum<3>         |    8.909|
b<2>           |carry_out      |    7.468|
b<2>           |sum<2>         |    6.774|
b<2>           |sum<3>         |    7.576|
b<3>           |carry_out      |    6.993|
b<3>           |sum<3>         |    7.106|
carry_in       |carry_out      |    9.953|
carry_in       |sum<0>         |    6.747|
carry_in       |sum<1>         |    7.766|
carry_in       |sum<2>         |    9.107|
carry_in       |sum<3>         |   10.061|
---------------+---------------+---------+


Analysis completed Thu Sep  7 20:04:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



