
**** 06/22/19 10:27:02 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-bias"  [ C:\orcad_projects\Railroad\raillroad-pspicefiles\schematic1\bias.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\tbriggs\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "C:\orcad\libraries\pspice\TPS2051B_PSPICE_TRANS\tps2051b_sot235.lib" 
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 10m 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source RAILLROAD
X_U1         0 N14428 MLV0603E31403T PARAMS: TOL=0
R_R1         N14428 0  1k TC=0,0 
V_V1         N14428 0 12Vdc
V_V2         N14428 0  
+PULSE 0 1000 1m 20u 20u 1u 20m

**** RESUMING bias.cir ****
.END

ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving V_V2. You may break the loop by adding a series resistance
