

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_s'
================================================================
* Date:           Tue Apr  4 19:45:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.766 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     8621|    25157|  0.517 ms|  1.509 ms|  8621|  25157|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_gesvj_double_5_6_1_1_Pipeline_INIT_S_fu_490                   |gesvj_double_5_6_1_1_Pipeline_INIT_S                   |        8|        8|  0.480 us|  0.480 us|    8|    8|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_INIT_U_VITIS_LOOP_417_1_fu_496  |gesvj_double_5_6_1_1_Pipeline_INIT_U_VITIS_LOOP_417_1  |       27|       27|  1.620 us|  1.620 us|   27|   27|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2_fu_505  |gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2  |       38|       38|  2.280 us|  2.280 us|   38|   38|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3_fu_511  |gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3  |       32|       32|  1.920 us|  1.920 us|   32|   32|        no|
        |grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520                     |read_to_2cols_double_5_6_1_5_1_6_s                     |       77|       77|  4.620 us|  4.620 us|   78|   78|  dataflow|
        |grp_svd_and_conv_double_s_fu_538                                  |svd_and_conv_double_s                                  |       16|       16|  0.960 us|  0.960 us|    9|    9|  dataflow|
        |grp_update_AV_double_5_6_1_5_1_6_s_fu_548                         |update_AV_double_5_6_1_5_1_6_s                         |       10|       10|  0.600 us|  0.600 us|   11|   11|  dataflow|
        |grp_gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10_fu_564  |gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10  |       29|       29|  1.740 us|  1.740 us|   29|   29|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_OUT_S_fu_574                    |gesvj_double_5_6_1_1_Pipeline_OUT_S                    |        8|        8|  0.480 us|  0.480 us|    8|    8|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_OUT_V_VITIS_LOOP_602_11_fu_581  |gesvj_double_5_6_1_1_Pipeline_OUT_V_VITIS_LOOP_602_11  |       38|       38|  2.280 us|  2.280 us|   38|   38|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_534_5_fu_588         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_534_5         |        8|        8|  0.480 us|  0.480 us|    8|    8|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_544_6_fu_596         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_544_6         |       10|       10|  0.600 us|  0.600 us|   10|   10|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_550_7_fu_602         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_550_7         |        6|        6|  0.360 us|  0.360 us|    6|    6|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_556_8_fu_608         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_556_8         |        4|        4|  0.240 us|  0.240 us|    4|    4|        no|
        |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9_fu_614         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9         |       11|       11|  0.660 us|  0.660 us|   11|   11|        no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- CONV_WHILE  |     8235|    24705|      1647|          -|          -|  5 ~ 15|        no|
        | + LOOP_COLS  |     1645|     1645|       329|          -|          -|       5|        no|
        |  ++ LOOP_i   |      327|      327|       109|          -|          -|       3|        no|
        |- CALC_US     |      306|      372|   51 ~ 62|          -|          -|       6|        no|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     490|    -|
|FIFO                 |        -|     -|       42|     276|    -|
|Instance             |        6|   210|     3524|   28237|    0|
|Memory               |       10|     -|      256|     260|    3|
|Multiplexer          |        -|     -|        -|    1130|    -|
|Register             |        -|     -|      823|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       16|   210|     4645|   30393|    3|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     7|       ~0|       6|   ~0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     3|       ~0|       3|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U587                               |dadd_64ns_64ns_64_1_full_dsp_1                         |        0|   3|     0|    708|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U588                                  |dcmp_64ns_64ns_1_1_no_dsp_1                            |        0|   0|     0|      0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U589                                  |dcmp_64ns_64ns_1_1_no_dsp_1                            |        0|   0|     0|      0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U590                                  |dcmp_64ns_64ns_1_1_no_dsp_1                            |        0|   0|     0|      0|    0|
    |dsqrt_64ns_64ns_64_3_no_dsp_1_U591                                |dsqrt_64ns_64ns_64_3_no_dsp_1                          |        0|   0|     0|      0|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_S_fu_490                   |gesvj_double_5_6_1_1_Pipeline_INIT_S                   |        0|   0|     5|     45|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_U_VITIS_LOOP_417_1_fu_496  |gesvj_double_5_6_1_1_Pipeline_INIT_U_VITIS_LOOP_417_1  |        0|   0|    14|    192|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2_fu_505  |gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2  |        0|   0|    14|    195|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_S_fu_574                    |gesvj_double_5_6_1_1_Pipeline_OUT_S                    |        0|   0|     9|     56|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10_fu_564  |gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10  |        0|   1|    35|    151|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_V_VITIS_LOOP_602_11_fu_581  |gesvj_double_5_6_1_1_Pipeline_OUT_V_VITIS_LOOP_602_11  |        0|   0|    21|    202|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3_fu_511  |gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3  |        0|   0|    20|    192|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_534_5_fu_588         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_534_5         |        0|  11|    78|    890|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_544_6_fu_596         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_544_6         |        0|   3|    11|    771|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_550_7_fu_602         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_550_7         |        0|   3|     9|    768|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_556_8_fu_608         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_556_8         |        0|   3|     7|    765|    0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9_fu_614         |gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9         |        0|   0|    81|    128|    0|
    |mul_3ns_3ns_6_1_1_U592                                            |mul_3ns_3ns_6_1_1                                      |        0|   0|     0|      8|    0|
    |grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520                     |read_to_2cols_double_5_6_1_5_1_6_s                     |        6|  78|  1068|  15396|    0|
    |grp_svd_and_conv_double_s_fu_538                                  |svd_and_conv_double_s                                  |        0|  32|  1183|   3861|    0|
    |grp_update_AV_double_5_6_1_5_1_6_s_fu_548                         |update_AV_double_5_6_1_5_1_6_s                         |        0|  76|   969|   3909|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                             |                                                       |        6| 210|  3524|  28237|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                             Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |AUS_accu_U       |gesvj_double_5_6_1_1_s_AUS_accu_RAM_AUTO_1R1W                   |        0|  64|  65|    0|    16|   64|     1|         1024|
    |AUS_accu_tmp0_U  |gesvj_double_5_6_1_1_s_AUS_accu_tmp0_RAM_AUTO_1R1W              |        0|  64|  65|    0|     8|   64|     1|          512|
    |AUS_accu_tmp1_U  |gesvj_double_5_6_1_1_s_AUS_accu_tmp1_RAM_AUTO_1R1W              |        0|  64|  65|    0|     4|   64|     1|          256|
    |A_i_U            |gesvj_double_5_6_1_1_s_A_i_RAM_S2P_BRAM_1R1W                    |        2|   0|   0|    0|     5|   64|     1|          320|
    |A_j_U            |gesvj_double_5_6_1_1_s_A_i_RAM_S2P_BRAM_1R1W                    |        2|   0|   0|    0|     5|   64|     1|          320|
    |V_i_U            |gesvj_double_5_6_1_1_s_V_i_RAM_S2P_BRAM_1R1W                    |        2|   0|   0|    0|     6|   64|     1|          384|
    |V_j_U            |gesvj_double_5_6_1_1_s_V_i_RAM_S2P_BRAM_1R1W                    |        2|   0|   0|    0|     6|   64|     1|          384|
    |sigma_U          |gesvj_double_5_6_1_1_s_V_i_RAM_S2P_BRAM_1R1W                    |        2|   0|   0|    0|     6|   64|     1|          384|
    |matA_U           |gesvj_double_5_6_1_1_s_matA_RAM_T2P_URAM_1R1W                   |        0|   0|   0|    1|    30|   64|     1|         1920|
    |matU_U           |gesvj_double_5_6_1_1_s_matU_RAM_T2P_URAM_1R1W                   |        0|   0|   0|    1|    25|   64|     1|         1600|
    |matV_U           |gesvj_double_5_6_1_1_s_matV_RAM_T2P_URAM_1R1W                   |        0|   0|   0|    1|    36|   64|     1|         2304|
    |AUS_accu_tmp2_U  |read_and_gen_2x2_double_5_6_1_5_s_alpha_sum_tmp2_RAM_AUTO_1R1W  |        0|  64|  65|    0|     2|   64|     1|          128|
    +-----------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                                                |       10| 256| 260|    3|   149|  768|    12|         9536|
    +-----------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |alpha_strm_fifo_U  |        0|  7|   0|    -|    16|   64|     1024|
    |beta_strm_fifo_U   |        0|  7|   0|    -|    16|   64|     1024|
    |c_strm_fifo_U      |        0|  7|   0|    -|    16|   64|     1024|
    |conv_strm_fifo_U   |        0|  7|   0|    -|    16|   64|     1024|
    |gamma_strm_fifo_U  |        0|  7|   0|    -|    16|   64|     1024|
    |s_strm_fifo_U      |        0|  7|   0|    -|    16|   64|     1024|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 42|   0|    0|    96|  384|     6144|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln527_fu_1004_p2                                            |         +|   0|  0|  10|           3|           1|
    |i_fu_775_p2                                                     |         +|   0|  0|  10|           3|           1|
    |j_8_fu_769_p2                                                   |         +|   0|  0|  10|           3|           1|
    |jj_1_fu_1063_p2                                                 |         +|   0|  0|  39|          32|           1|
    |sub_ln444_fu_684_p2                                             |         -|   0|  0|  13|           6|           6|
    |and_ln255_1_fu_981_p2                                           |       and|   0|  0|   2|           1|           1|
    |and_ln255_fu_975_p2                                             |       and|   0|  0|   2|           1|           1|
    |and_ln486_fu_736_p2                                             |       and|   0|  0|   2|           1|           1|
    |and_ln510_1_fu_844_p2                                           |       and|   0|  0|   2|           1|           1|
    |and_ln510_2_fu_882_p2                                           |       and|   0|  0|   2|           1|           1|
    |and_ln510_fu_888_p2                                             |       and|   0|  0|   2|           1|           1|
    |and_ln570_fu_1049_p2                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_state33_on_subcall_done                                |       and|   0|  0|   2|           1|           1|
    |icmp_ln255_1_fu_945_p2                                          |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln255_2_fu_957_p2                                          |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln255_3_fu_963_p2                                          |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln255_fu_939_p2                                            |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln486_1_fu_724_p2                                          |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln486_fu_718_p2                                            |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln492_fu_752_p2                                            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln495_fu_763_p2                                            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln510_1_fu_832_p2                                          |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln510_2_fu_864_p2                                          |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln510_3_fu_870_p2                                          |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln510_fu_826_p2                                            |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln527_fu_998_p2                                            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln570_1_fu_1037_p2                                         |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln570_fu_1031_p2                                           |      icmp|   0|  0|  11|          11|           2|
    |ap_block_state2_on_subcall_done                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_on_subcall_done                                |        or|   0|  0|   2|           1|           1|
    |ap_block_state7                                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state9                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_svd_and_conv_double_s_fu_538_ap_done                |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_svd_and_conv_double_s_fu_538_ap_ready               |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_update_AV_double_5_6_1_5_1_6_s_fu_548_ap_done       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_update_AV_double_5_6_1_5_1_6_s_fu_548_ap_ready      |        or|   0|  0|   2|           1|           1|
    |or_ln255_1_fu_969_p2                                            |        or|   0|  0|   2|           1|           1|
    |or_ln255_fu_951_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln486_fu_730_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln510_1_fu_876_p2                                            |        or|   0|  0|   2|           1|           1|
    |or_ln510_fu_838_p2                                              |        or|   0|  0|   2|           1|           1|
    |or_ln570_fu_1043_p2                                             |        or|   0|  0|   2|           1|           1|
    |conv_tmp_fu_894_p3                                              |    select|   0|  0|  63|           1|           1|
    |converge_5_fu_987_p3                                            |    select|   0|  0|  63|           1|          64|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0| 490|         460|         126|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |AUS_accu_address0       |   59|         11|    4|         44|
    |AUS_accu_address1       |   59|         11|    4|         44|
    |AUS_accu_ce0            |   20|          4|    1|          4|
    |AUS_accu_ce1            |   20|          4|    1|          4|
    |AUS_accu_d0             |   14|          3|   64|        192|
    |AUS_accu_tmp0_address0  |   14|          3|    3|          9|
    |AUS_accu_tmp0_ce0       |   14|          3|    1|          3|
    |AUS_accu_tmp0_ce1       |    9|          2|    1|          2|
    |AUS_accu_tmp0_we0       |    9|          2|    1|          2|
    |AUS_accu_tmp1_address0  |   14|          3|    2|          6|
    |AUS_accu_tmp1_ce0       |   14|          3|    1|          3|
    |AUS_accu_tmp1_ce1       |    9|          2|    1|          2|
    |AUS_accu_tmp1_we0       |    9|          2|    1|          2|
    |AUS_accu_tmp2_address0  |   14|          3|    1|          3|
    |AUS_accu_tmp2_ce0       |   14|          3|    1|          3|
    |AUS_accu_tmp2_we0       |    9|          2|    1|          2|
    |AUS_accu_we0            |   14|          3|    1|          3|
    |A_i_ce0                 |    9|          2|    1|          2|
    |A_i_ce1                 |    9|          2|    1|          2|
    |A_i_we1                 |    9|          2|    1|          2|
    |A_j_ce0                 |    9|          2|    1|          2|
    |A_j_ce1                 |    9|          2|    1|          2|
    |A_j_we1                 |    9|          2|    1|          2|
    |V_i_ce0                 |    9|          2|    1|          2|
    |V_i_ce1                 |    9|          2|    1|          2|
    |V_i_we1                 |    9|          2|    1|          2|
    |V_j_ce0                 |    9|          2|    1|          2|
    |V_j_ce1                 |    9|          2|    1|          2|
    |V_j_we1                 |    9|          2|    1|          2|
    |alpha_strm_write        |    9|          2|    1|          2|
    |ap_NS_fsm               |  159|         35|    1|         35|
    |beta_strm_write         |    9|          2|    1|          2|
    |c_strm_write            |    9|          2|    1|          2|
    |conv_strm_write         |    9|          2|    1|          2|
    |converge_1_reg_442      |    9|          2|   64|        128|
    |converge_3_reg_466      |    9|          2|   64|        128|
    |converge_fu_160         |    9|          2|   64|        128|
    |gamma_strm_write        |    9|          2|    1|          2|
    |grp_fu_630_opcode       |   14|          3|    5|         15|
    |grp_fu_630_p0           |   20|          4|   64|        256|
    |grp_fu_630_p1           |   20|          4|   64|        256|
    |i_6_reg_454             |    9|          2|    3|          6|
    |j_7_reg_478             |    9|          2|    3|          6|
    |j_fu_236                |    9|          2|    3|          6|
    |jj_fu_240               |    9|          2|   32|         64|
    |matA_address0           |   31|          6|    5|         30|
    |matA_address1           |   14|          3|    5|         15|
    |matA_ce0                |   31|          6|    1|          6|
    |matA_ce1                |   14|          3|    1|          3|
    |matA_d0                 |   14|          3|   64|        192|
    |matA_we0                |   14|          3|    1|          3|
    |matA_we1                |    9|          2|    1|          2|
    |matU_address0           |   20|          4|    5|         20|
    |matU_ce0                |   20|          4|    1|          4|
    |matU_d0                 |   14|          3|   64|        192|
    |matU_we0                |   14|          3|    1|          3|
    |matV_address0           |   26|          5|    6|         30|
    |matV_address1           |   14|          3|    6|         18|
    |matV_ce0                |   26|          5|    1|          5|
    |matV_ce1                |   14|          3|    1|          3|
    |matV_d0                 |   14|          3|   64|        192|
    |matV_we0                |   14|          3|    1|          3|
    |matV_we1                |    9|          2|    1|          2|
    |s_strm_write            |    9|          2|    1|          2|
    |sigma_address1          |   14|          3|    3|          9|
    |sigma_ce0               |    9|          2|    1|          2|
    |sigma_ce1               |   14|          3|    1|          3|
    |sigma_d1                |   14|          3|   64|        192|
    |sigma_we1               |   14|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1130|        238|  773|       2324|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |accu_s_1_reg_1306                                                              |  64|   0|   64|          0|
    |accu_s_reg_1311                                                                |  64|   0|   64|          0|
    |add_ln527_reg_1301                                                             |   3|   0|    3|          0|
    |and_ln570_reg_1318                                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                                      |  34|   0|   34|          0|
    |ap_sync_reg_grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520_ap_done              |   1|   0|    1|          0|
    |ap_sync_reg_grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520_ap_ready             |   1|   0|    1|          0|
    |ap_sync_reg_grp_svd_and_conv_double_s_fu_538_ap_done                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_svd_and_conv_double_s_fu_538_ap_ready                          |   1|   0|    1|          0|
    |ap_sync_reg_grp_update_AV_double_5_6_1_5_1_6_s_fu_548_ap_done                  |   1|   0|    1|          0|
    |ap_sync_reg_grp_update_AV_double_5_6_1_5_1_6_s_fu_548_ap_ready                 |   1|   0|    1|          0|
    |converge_1_reg_442                                                             |  64|   0|   64|          0|
    |converge_3_reg_466                                                             |  64|   0|   64|          0|
    |converge_5_reg_1290                                                            |  64|   0|   64|          0|
    |converge_fu_160                                                                |  64|   0|   64|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_S_fu_490_ap_start_reg                   |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_U_VITIS_LOOP_417_1_fu_496_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2_fu_505_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_S_fu_574_ap_start_reg                    |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10_fu_564_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_OUT_V_VITIS_LOOP_602_11_fu_581_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3_fu_511_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_534_5_fu_588_ap_start_reg         |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_544_6_fu_596_ap_start_reg         |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_550_7_fu_602_ap_start_reg         |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_556_8_fu_608_ap_start_reg         |   1|   0|    1|          0|
    |grp_gesvj_double_5_6_1_1_Pipeline_VITIS_LOOP_571_9_fu_614_ap_start_reg         |   1|   0|    1|          0|
    |grp_read_to_2cols_double_5_6_1_5_1_6_s_fu_520_ap_start_reg                     |   1|   0|    1|          0|
    |grp_svd_and_conv_double_s_fu_538_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_update_AV_double_5_6_1_5_1_6_s_fu_548_ap_start_reg                         |   1|   0|    1|          0|
    |i_6_reg_454                                                                    |   3|   0|    3|          0|
    |j_7_reg_478                                                                    |   3|   0|    3|          0|
    |j_8_reg_1255                                                                   |   3|   0|    3|          0|
    |j_fu_236                                                                       |   3|   0|    3|          0|
    |jj_fu_240                                                                      |  32|   0|   32|          0|
    |mul_ln415_reg_1131                                                             |   6|   0|    6|          0|
    |sub_ln444_reg_1137                                                             |   5|   0|    6|          1|
    |tmp_30_reg_1265                                                                |  64|   0|   64|          0|
    |tmp_31_reg_1270                                                                |  64|   0|   64|          0|
    |tmp_32_reg_1275                                                                |  64|   0|   64|          0|
    |tmp_33_reg_1280                                                                |  64|   0|   64|          0|
    |tmp_34_reg_1285                                                                |  64|   0|   64|          0|
    |trunc_ln571_reg_1322                                                           |   5|   0|    5|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 823|   0|  824|          1|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------+-----+-----+------------+---------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>|  return value|
|m           |   in|    3|     ap_none|                          m|        scalar|
|A_address0  |  out|    5|   ap_memory|                          A|         array|
|A_ce0       |  out|    1|   ap_memory|                          A|         array|
|A_q0        |   in|   64|   ap_memory|                          A|         array|
|U_address0  |  out|    5|   ap_memory|                          U|         array|
|U_ce0       |  out|    1|   ap_memory|                          U|         array|
|U_we0       |  out|    1|   ap_memory|                          U|         array|
|U_d0        |  out|   64|   ap_memory|                          U|         array|
|S_address0  |  out|    3|   ap_memory|                          S|         array|
|S_ce0       |  out|    1|   ap_memory|                          S|         array|
|S_we0       |  out|    1|   ap_memory|                          S|         array|
|S_d0        |  out|   64|   ap_memory|                          S|         array|
|V_address0  |  out|    6|   ap_memory|                          V|         array|
|V_ce0       |  out|    1|   ap_memory|                          V|         array|
|V_we0       |  out|    1|   ap_memory|                          V|         array|
|V_d0        |  out|   64|   ap_memory|                          V|         array|
+------------+-----+-----+------------+---------------------------+--------------+

