# RISC-Processor-
The given Verilog code along with the test Bench is for the design of the 6 stage Pipeline RISC Processor in which all the data and the control Hazard had been successfully removed and also forwarding unit had been realized to improve the IPC . The given code is simulated in the Altera Quartz II
The simulation of the results has also been attatched here.
