{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/JIRAA/DSP38/results_dir/.././rtl/DSP38.v"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "Verilog 2000",
            "line": 266,
            "parameters": [
                {
                    "name": "COEFF_0",
                    "value": 0
                },
                {
                    "name": "COEFF_1",
                    "value": 0
                },
                {
                    "name": "COEFF_2",
                    "value": 0
                },
                {
                    "name": "COEFF_3",
                    "value": 0
                },
                {
                    "name": "OUTPUT_REG",
                    "value": 0
                },
                {
                    "name": "INPUT_REG",
                    "value": 0
                },
                {
                    "name": "ACCUMULATOR",
                    "value": 0
                },
                {
                    "name": "ADDER",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "A",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "B",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ACC_FIR",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "Z",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "CLK",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "LRESET",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "FEEDBACK",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "LOAD_ACC",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "DLY_B",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "UNSIGNED_A",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "UNSIGNED_B",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "SATURATE_ENABLE",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "SHIFT_RIGHT",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ROUND",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "SUBTRACT",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "DSP38"
        }
    ],
    "modules": null
}
