blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/ip/blk_mem_gen_0/blk_mem_gen_v8_4_3/blk_mem_gen_v8_4.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/ip/blk_mem_gen_0/xil_defaultlib/blk_mem_gen_0.v,
adc_control.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/adc_control.v,
axi_fifo_spi.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_fifo_spi.v,
axi_master.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_master.v,
axi_slave.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_slave.v,
axi_spi_if_top.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_spi_if_top.v,
clk_gen.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/clk_gen.v,
counter.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/counter.v,
fifo.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/fifo.v,
spi_master.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/spi_master.v,
spi_slave.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/spi_slave.v,
axi_spi_test_transfer.v,verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_spi_test_transfer.v,
glbl.v,Verilog,xil_defaultlib,/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/glbl.v
