# do TestVerilog.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TestVerilog
# 
# Top level modules:
# 	TestVerilog
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TestVerilog_vlg_sample_tst
# -- Compiling module TestVerilog_vlg_check_tst
# -- Compiling module TestVerilog_vlg_vec_tst
# 
# Top level modules:
# 	TestVerilog_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.TestVerilog_vlg_vec_tst 
# Loading work.TestVerilog_vlg_vec_tst
# Loading work.TestVerilog
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading work.TestVerilog_vlg_sample_tst
# Loading work.TestVerilog_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : TestVerilog.vt(6139)
#    Time: 1 us  Iteration: 0  Instance: /TestVerilog_vlg_vec_tst/tb_out
