{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.49566,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49881,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00434194,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00390889,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00115907,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00390889,
	"finish__design__instance__count__class:endcap_cell": 470,
	"finish__design__instance__area__class:endcap_cell": 2653.06,
	"finish__design__instance__count__class:fill_cell": 21549,
	"finish__design__instance__area__class:fill_cell": 536087,
	"finish__design__instance__count__class:tap_cell": 1303,
	"finish__design__instance__area__class:tap_cell": 7355.17,
	"finish__design__instance__count__class:tie_cell": 6,
	"finish__design__instance__area__class:tie_cell": 67.7376,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 239.904,
	"finish__design__instance__count__class:clock_buffer": 1068,
	"finish__design__instance__area__class:clock_buffer": 139065,
	"finish__design__instance__count__class:timing_repair_buffer": 1123,
	"finish__design__instance__area__class:timing_repair_buffer": 53546.6,
	"finish__design__instance__count__class:inverter": 780,
	"finish__design__instance__area__class:inverter": 16471.5,
	"finish__design__instance__count__class:clock_inverter": 95,
	"finish__design__instance__area__class:clock_inverter": 10341.3,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 182629,
	"finish__design__instance__count__class:multi_input_combinational_cell": 9489,
	"finish__design__instance__area__class:multi_input_combinational_cell": 458990,
	"finish__design__instance__count": 37820,
	"finish__design__instance__area": 1.40745e+06,
	"finish__timing__setup__tns": -48.8763,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.489235,
	"finish__timing__hold__ws": 0.140948,
	"finish__clock__skew__setup": 7.15009,
	"finish__clock__skew__hold": 5.46613,
	"finish__timing__drv__max_slew_limit": -0.0709996,
	"finish__timing__drv__max_slew": 161,
	"finish__timing__drv__max_cap_limit": 0.8474,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 328,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.54693,
	"finish__power__switching__total": 1.45332,
	"finish__power__leakage__total": 6.54989e-06,
	"finish__power__total": 4.00026,
	"finish__design__io": 264,
	"finish__design__die__area": 1.41789e+06,
	"finish__design__core__area": 1.40745e+06,
	"finish__design__instance__count": 16271,
	"finish__design__instance__area": 871360,
	"finish__design__instance__count__stdcell": 16271,
	"finish__design__instance__area__stdcell": 871360,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.619107,
	"finish__design__instance__utilization__stdcell": 0.619107,
	"finish__design__rows": 235,
	"finish__design__rows:GF018hv5v_green_sc9": 235,
	"finish__design__sites": 498670,
	"finish__design__sites:GF018hv5v_green_sc9": 498670,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}