0.7
2020.2
May  7 2023
15:24:31
E:/FPGA/half_adder/vivado_prj/half_adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sim_1/new/tb_half_adder.v,1690792332,verilog,,,,tb_half_adder,,,,,,,,
E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sources_1/new/half_adder.v,1690791964,verilog,,E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sim_1/new/tb_half_adder.v,,half_adder,,,,,,,,
