0.7
2020.2
Nov 18 2020
09:47:47
C:/home/LogicDesign - Basic/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Clock_Divider_t.v,1634802058,verilog,,,,Clock_Divider_t,,,,,,,,
C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Lab3_Clock_Divider.v,1634807716,verilog,,C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Clock_Divider_t.v,,Clock_Divider,,,,,,,,
C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Lab3_Memory.v,1634805497,verilog,,C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Memory_t.v,,Memory,,,,,,,,
C:/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Memory_t.v,1634802059,verilog,,,,Memory_t,,,,,,,,
