Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 10 22:55:34 2021
| Host         : manjaro running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file breath_led_timing_summary_routed.rpt -pb breath_led_timing_summary_routed.pb -rpx breath_led_timing_summary_routed.rpx -warn_on_violation
| Design       : breath_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.457        0.000                      0                   72        0.105        0.000                      0                   72        9.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.457        0.000                      0                   72        0.105        0.000                      0                   72        9.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.735ns (22.778%)  route 2.492ns (77.222%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          1.032     8.153    cnt_2s
    SLICE_X108Y48        FDCE                                         r  cnt_2s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X108Y48        FDCE                                         r  cnt_2s_reg[6]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X108Y48        FDCE (Setup_fdce_C_CE)      -0.136    24.610    cnt_2s_reg[6]
  -------------------------------------------------------------------
                         required time                         24.610    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.735ns (22.778%)  route 2.492ns (77.222%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          1.032     8.153    cnt_2s
    SLICE_X108Y48        FDCE                                         r  cnt_2s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X108Y48        FDCE                                         r  cnt_2s_reg[7]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X108Y48        FDCE (Setup_fdce_C_CE)      -0.136    24.610    cnt_2s_reg[7]
  -------------------------------------------------------------------
                         required time                         24.610    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[0]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[0]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[1]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[1]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[2]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[2]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[3]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[3]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[4]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[4]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.567ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.735ns (23.832%)  route 2.349ns (76.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.889     8.010    cnt_2s
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X109Y48        FDCE                                         r  cnt_2s_reg[5]/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X109Y48        FDCE (Setup_fdce_C_CE)      -0.168    24.578    cnt_2s_reg[5]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 16.567    

Slack (MET) :             16.609ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            work_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.840ns (25.560%)  route 2.446ns (74.440%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 24.535 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  cnt_10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.398     5.324 r  cnt_10ms_reg[2]/Q
                         net (fo=3, routed)           0.801     6.125    cnt_10ms_reg_n_0_[2]
    SLICE_X111Y51        LUT4 (Prop_lut4_I2_O)        0.232     6.357 f  cnt_10ms[19]_i_7/O
                         net (fo=1, routed)           0.659     7.016    cnt_10ms[19]_i_7_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.105     7.121 r  cnt_10ms[19]_i_4/O
                         net (fo=46, routed)          0.986     8.108    cnt_2s
    SLICE_X108Y49        LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  work_flag_i_1/O
                         net (fo=1, routed)           0.000     8.213    work_flag_i_1_n_0
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.431    24.535    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
                         clock pessimism              0.246    24.781    
                         clock uncertainty           -0.035    24.746    
    SLICE_X108Y49        FDCE (Setup_fdce_C_D)        0.076    24.822    work_flag_reg
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 16.609    

Slack (MET) :             16.702ns  (required time - arrival time)
  Source:                 cnt_10ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_10ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.741ns (53.978%)  route 1.484ns (46.022%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.926    clk_IBUF_BUFG
    SLICE_X111Y52        FDCE                                         r  cnt_10ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.348     5.274 r  cnt_10ms_reg[1]/Q
                         net (fo=2, routed)           0.682     5.957    cnt_10ms_reg_n_0_[1]
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.639 r  cnt_10ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    cnt_10ms_reg[4]_i_2_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.737 r  cnt_10ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.737    cnt_10ms_reg[8]_i_2_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.835 r  cnt_10ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.835    cnt_10ms_reg[12]_i_2_n_0
    SLICE_X110Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.100 r  cnt_10ms_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.802     7.902    data0[14]
    SLICE_X109Y52        LUT2 (Prop_lut2_I0_O)        0.250     8.152 r  cnt_10ms[14]_i_1/O
                         net (fo=1, routed)           0.000     8.152    cnt_10ms[14]
    SLICE_X109Y52        FDCE                                         r  cnt_10ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.413    24.518    clk_IBUF_BUFG
    SLICE_X109Y52        FDCE                                         r  cnt_10ms_reg[14]/C
                         clock pessimism              0.341    24.859    
                         clock uncertainty           -0.035    24.824    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)        0.030    24.854    cnt_10ms_reg[14]
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                 16.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.313ns (62.190%)  route 0.190ns (37.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.074 r  duty_cycle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    duty_cycle_reg[3]_i_1_n_5
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.906     2.083    clk_IBUF_BUFG
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[5]/C
                         clock pessimism             -0.248     1.835    
    SLICE_X108Y52        FDCE (Hold_fdce_C_D)         0.134     1.969    duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.275ns (52.556%)  route 0.248ns (47.444%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.248     1.983    work_flag
    SLICE_X108Y52        LUT2 (Prop_lut2_I0_O)        0.045     2.028 r  duty_cycle[3]_i_4/O
                         net (fo=1, routed)           0.000     2.028    duty_cycle[3]_i_4_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.094 r  duty_cycle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.094    duty_cycle_reg[3]_i_1_n_6
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.906     2.083    clk_IBUF_BUFG
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[4]/C
                         clock pessimism             -0.248     1.835    
    SLICE_X108Y52        FDCE (Hold_fdce_C_D)         0.134     1.969    duty_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.334ns (63.704%)  route 0.190ns (36.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     2.095 r  duty_cycle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    duty_cycle_reg[3]_i_1_n_4
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.906     2.083    clk_IBUF_BUFG
    SLICE_X108Y52        FDCE                                         r  duty_cycle_reg[6]/C
                         clock pessimism             -0.248     1.835    
    SLICE_X108Y52        FDCE (Hold_fdce_C_D)         0.134     1.969    duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.367ns (65.853%)  route 0.190ns (34.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.128 r  duty_cycle_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.128    duty_cycle_reg[7]_i_1_n_7
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[7]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.380ns (66.632%)  route 0.190ns (33.368%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.141 r  duty_cycle_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.141    duty_cycle_reg[7]_i_1_n_5
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[9]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.403ns (67.925%)  route 0.190ns (32.075%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.164 r  duty_cycle_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.164    duty_cycle_reg[7]_i_1_n_6
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[8]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.405ns (68.033%)  route 0.190ns (31.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.166 r  duty_cycle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.166    duty_cycle_reg[7]_i_1_n_4
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  duty_cycle_reg[10]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y53        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.407ns (68.140%)  route 0.190ns (31.860%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.115 r  duty_cycle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.115    duty_cycle_reg[7]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.168 r  duty_cycle_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.168    duty_cycle_reg[11]_i_1_n_7
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[11]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.420ns (68.819%)  route 0.190ns (31.181%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.115 r  duty_cycle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.115    duty_cycle_reg[7]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.181 r  duty_cycle_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.181    duty_cycle_reg[11]_i_1_n_5
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[13]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 work_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            duty_cycle_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.443ns (69.951%)  route 0.190ns (30.049%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.642     1.571    clk_IBUF_BUFG
    SLICE_X108Y49        FDCE                                         r  work_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  work_flag_reg/Q
                         net (fo=28, routed)          0.190     1.925    work_flag
    SLICE_X108Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.075 r  duty_cycle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.075    duty_cycle_reg[3]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.115 r  duty_cycle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.115    duty_cycle_reg[7]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.204 r  duty_cycle_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.204    duty_cycle_reg[11]_i_1_n_6
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.082    clk_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  duty_cycle_reg[12]/C
                         clock pessimism             -0.248     1.834    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.134     1.968    duty_cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y51   cnt_10ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y53   cnt_10ms_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y53   cnt_10ms_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y52   cnt_10ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y52   cnt_10ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y54   cnt_10ms_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y54   cnt_10ms_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y54   cnt_10ms_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y54   cnt_10ms_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y51   cnt_10ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y51   cnt_10ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   cnt_10ms_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   cnt_10ms_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53   cnt_10ms_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53   cnt_10ms_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y52   cnt_10ms_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y52   cnt_10ms_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y52   cnt_10ms_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y52   cnt_10ms_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y52   cnt_10ms_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y51   cnt_10ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y52   cnt_10ms_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y48   cnt_2s_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X108Y48   cnt_2s_reg[6]/C



