<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!--

	Design by TEMPLATED
	http://templated.co
	Released for free under the Creative Commons Attribution License

	Name       : Serious Face
	Version    : 1.0
	Released   : 20130222

-->
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta name="keywords" content="" />
        <meta name="description" content="" />
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
		<title>Hardware Security Lab</title>
        <link href="http://fonts.googleapis.com/css?family=Bitter" rel="stylesheet" type="text/css" />
		<link rel="stylesheet" type="text/css" href="../style.css" />
    </head>
    <body>
		<div id="bg">
			<div id="outer">
				<div id="header">
					<div id="logo">
						<h1>
							<a href="../index.html">Hardware Security Lab</a>
						</h1>
					</div>
					<div id="search">
						
					</div>
					<div id="nav">
						<ul>
							<li>
								<a href="../index.html">Home</a>
							</li>
							<li>
								<a href="Research.html">Research</a>
							</li>
							<li>
								<a href="Faculty.html">Faculty</a>
							</li>
							<li>
								<a href="Researchers.html">Team</a>
							</li>
							<li class="first active navfix">
								<a href="Publications.html">Publications</a>
							</li>
              <li>
								<a href="Software.html">Releases</a>
							</li>
              <li class="last">
								<a href="Sponsors.html">Sponsors</a>
							</li>
						</ul>
						<br class="clear" />
					</div>
				</div>
				<div id="main">
					<div id="content2">
						<div id="con1">
							<h2>
								Publications
							</h2><br>
              <h3>
                Patents
              </h3>
							<ol>
                <li>J. Rajendran, O. Sinanoglu and R. Karri, System, Method And Computer-Accessible Medium For Fault Analysis Driven Selection Of Logic Gates To Be Camouflaged, U.S. Patent pending, filed Sep 2013.</li>
                <li>J. Rajendran, Y. Pino, R. Karri and O. Sinanoglu, System, Method and Computer-Accessible Medium for Facilitating An Unbreakable Logic Encryption, U.S. Patent pending, filed Mar, 2013.</li>
                <li>J. Rajendran, O. Sinanoglu and R. Karri, System, Method and Computer-Accessible Medium for Providing Secure Split Manufacturing, U.S. Patent pending, filed Mar, 2013.</li>
                <li>J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, Systems, processes, and computer-accessible medium for providing Logic Encryption using Fault analysis, U.S. Patent pending, filed Jan, 2012.
                </li>
                <li>V. Jyothi, R. Karri, J. Rajendran, and O. Sinanoglu, Reconfiguring functional path into Trojan detecting Ring oscillators, U.S. Patent pending, filed March, 2011.
                </li>
              </ol>
              <h3>
                Book Chapters
              </h3>
              <ol>
                <li>R. Karri, J. Rajendran, and K. Rosenfeld, Trojan Taxonomy, a book chapter in Hardware Security and Trust, Pages 325-338, 2012.</li>
              </ol>
              <h3>
                Journals
              </h3>
              <ol>
                <li>Yujie Wang, Pu Chen, Jiang Hu, Guofeng Li, Jeyavijayan Rajendran, “The Cat and Mouse in Split Manufacturing,” IEEE Transactions on VLSI Systems, Volume 26, Issue 5, Pages: 805-817, 2018.</li>
<li>M. Yasin, B. Mazumdhar, O. Sinanoglu, and J. Rajendran, Removal Attacks on Logic Locking and Camouflaging Techniques, accepted in IEEE Transactions on Emerging Topics in Computing.</li>
<li>M. Yasin, O. Sinanoglu, and J. Rajendran, Testing the Trustworthiness of IC Testing: An Oracle-less Attack on IC Camouflaging, accepted in IEEE Transactions on Information Forensics and Security.</li>
<li>S. Ali, M. Ibrahim, J. Rajendran, O. Sinanoglu, and K. Chakrabarty, Supply-Chain Security of Digital Microfluidic Biochips, IEEE Computer Magazine, Volume 49, Issue 8, Pages 36-43, 2016.</li>
                <li>S. E. Zeltmann, N. Gupta, N. Tsoutsos, M. Maniatakos, J. Rajendran, and R. Karri, Manufacturing and Security Challenges in 3D printing, Journal of Materials, Volume 68, Issue 7, Pages 1872-1881, 2016. <font color="red">(Most read paper in Springer Engineering in 2016)</font></li>
<li>J. Rajendran, O. Sinanoglu, and R. Karri, Building trustworthy systems using untrusted components: A High-level synthesis approach, IEEE Transactions on Very Large Scale Integration Systems, Volume 24, Issue 9, Pages 2946-2959, 2016.</li>
<li>M. Yasin, J. Rajendran, O. Sinanoglu, and R. Karri, On Improving the Security of Logic Locking, IEEE Transactions on Computer-Aided Design, Volume 35, Issue 9, Pages 1411-1424, 2015.</li>
<li>J. Rajendran, A. Ali, O. Sinanoglu, and R. Karri, Belling the CAD: Towards Security-Centric Electronic System Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 34, Issue 11, Pages 1756-1769, 2015.</li>
<li>J. Rajendran, Ramesh Karri, James B.Wendt, Miodrag Potkonjak, Nathan McDonald, Garrett S. Rose, and Bryant Wysocki, Exploring Nanoelectronic Devices for Security Applications, Proceedings of the IEEE, Volume 103, Issue 5, Pages 829-849, 2015.</li>
<li>J. Rajendran, R. Karri, and G.S. Rose, Improving Tolerance to Variations in Memristor-based Applications Using Parallel Memristors, IEEE Transactions on Computers, Volume 64, Issue 3, Pages 733-746, 2015.</li>
                <li>J. Rajendran, H. Zhang, C. Zhang, G.S. Rose, Y. Pino, O. Sinanoglu and R. Karri, Fault Analysis-based Logic Encryption, IEEE Transactions on Computers, Volume 64, Issue 2, Pages 410-424, 2015. <font color="red">(Popular paper in IEEE Transactions on Computers, Nov. 2016)</font></li>
<li>Chen Liu, J. Rajendran, Chengmo Yang and Ramesh Karri, Shielding Heterogeneous MPSoCs from Untrustworthy 3PIPs through Security-Driven Task Scheduling, IEEE Transactions on Emerging Topics in Computing, Volume 2, Issue 4, Pages 461-472, 2014.</li>
<li>J. Rajendran, O. Sinanoglu, and R. Karri, Regaining Trust in VLSI Design: Design-for-Trust Techniques, Proceedings of the IEEE, Volume 102, Issue 8, Pages 1266-1282, 2014.</li>
<li>J. Rajendran, A. K. Kanuparthi, M. Zahran, S. Addepalli, G. Ormazabal, and R. Karri, Securing processors against insider attacks: a circuit-microarchitecture co-design approach, IEEE Design and Test Magazine (Special Issue on Trusted SoC with Untrusted Components), Volume 30, Issue 2, Pages 35-44, 2013.</li>
<li>S. Kannan, J. Rajendran, O. Sinanoglu, and R. Karri, Sneak Path Testing of Crossbar-based Non-volatile Random Access Memories, IEEE Transactions on Nanotechnology, Volume 12, Issue 3, Pages 413-426, 2013.</li>
<li>J. Rajendran, H. Manem, R. Karri and G.S. Rose, An Energy-Efficient Memristive Threshold Logic Circuit, IEEE Transactions on Computers, Volume 61, Issue 4, Pages 474-487, 2012.</li>
<li>G.S. Rose, H. Manem, J. Rajendran, R. Karri and R. Pino, Leveraging Memristive Systems in the Construction of Digital Logic Circuits, Proceedings of the IEEE, Volume 100, Issue 6, Pages 2033-2049, 2012.</li>
<li>H. Manem, J. Rajendran and G.S. Rose, Design Considerations for Multi-Level CMOS/Nano Memristive Memory, ACM Journal of Emerging Technologies in Computing, Volume 8, Issue 1, Pages 6:1-6:22, 2012.</li>
<li>H. Manem, J. Rajendran, and G.S. Rose, Stochastic Gradient Descent Inspired Training Technique for a CMOS/Nano Memristive Trainable Threshold Gate Array, IEEE Transactions on Circuits and Systems-I, Volume 59, Issue 5, Pages 1051-1060, 2012.</li>
<li>M. Tehranipoor, H. Salmani, X. Zhang, X. Wang, R. Karri, J. Rajendran and K. Rosenfeld, Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges, Computer Magazine, Volume 44, Issue 7, Pages 66-74, 2011.</li>
<li>R. Karri, J. Rajendran, K. Rosenfeld and M. Tehranipoor, Trustworthy Hardware: Identifying and Classifying Hardware Trojans, Computer Magazine, Volume 43, Issue 10, Pages 39-46, 2010.</li>
              </ol>
              <h3>
                Conferences
              </h3>
              <ol>
                <li>Ghada Dessouky*, David Gens*, Patrick Haney*, Garrett Persyn*, Jason Fung, Arun Kanuparthi, Hareesh Khatri, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran,”HardFails: Insights into Software-exploitable Hardware Bugs” accepted at USENIX Security, 2019. (*Equal contributions and should be considered as first-authors)</li>
<li>Wenbin Xu, Lang Feng, Jeyavijayan Rajendran, and Jiang Hu,”Layout Recognition Attacks on Split Manufacturing” accepted at the Asia and South Pacific Design Automation Conference, 2019.</li>
<li>Nithyashankari Jayasankaran, Adriana Sanabria, Jiang Hu, Edgar Sanchez-Sinencio, Jeyavijayan J. V. Rajendran, “Towards provably-secure analog and mixed-signal locking against overproduction” accepted at the IEEE/ACM International Conference on Computer-Aided Design, 2018.</li>
<li>Monir Zaman, Abhrajit Sengupta, Danqing Liu, Ozgur Sinanoglu, Yiorgos Makris, Jeyavijayan J. V. Rajendran, “Towards provably-secure performance locking,” in the Proceedings of  Design Automation and Test in Europe, 2018.</li>
<li>M. Yasin, A. Sengupta, M. Ashraf, M. Nabeel, J. Rajendran, and O. Sinanoglu, “Provably-secure Logic Locking: From Theory To Practice,” accepted at ACM Conference on Computer and Communications Security, 2017.</li>
<li>M. Algappan, J. Rajendran, M. Doroslovacki, and G. Venkataramani, “DFS Covert Channels on Multi-Core Platforms,” accepted at IEEE Symposium on VLSI-SoC, 2017.</li>
<li>Y. Wang, T. Cao, J. Hu, and J. Rajendran, “Front-End of Line Attacks in Split Manufacturing,” accepted in the Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 2017.</li>
<li>L. Feng, Y. Wang, W-K. Mak, J. Rajendran, J. Hu, “Making Split Fabrication Synergistically Secure and Manufacturable,” accepted in the Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 2017.</li>
<li>M. Yasin, A. Sengupta, B. Schäfer, Y. Makris, O. Sinanoglu, J. Rajendran, “What to Lock?: Functional and Parametric Locking,” in the Proceedings of the ACM Great Lakes Symposium on VLSI, Pages 351-356, 2017.</li>
<li>Y. Wang, J. Hu, and J. Rajendran, “Routing perturbation for enhanced security in split manufacturing,” in the Proceedings of IEEE Asia and South Pacific Design Automation Conference, Pages 605-610, 2017.</li>
<li>M. Yasin, B. Mazumdhar, O. Sinanoglu, and J. Rajendran, “Security analysis of Anti-SAT,” in the Proceedings of IEEE Asia and South Pacific Design Automation Conference, Pages 342-247, 2017.</li>
<li>Md. B. Majumder, M. Uddin, J. Rajendran, and G. Rose, “Sneak Path Enabled Authentication for Memristive Crossbar Memories,” in the Proceedings of IEEE Asian Hardware Oriented Security and Trust Symposium, 2016.</li>
<li>C. Yang, B. Liu, W. Wen, M. Barnell, Q. Wu, H. Li, Y. Chen, and J. Rajendran, “Security of Neuromorphic Computing: Thwarting learning attacks using memristor’s obsolescence effect,” in the Proceedings of IEEE International Conference on Computer-Aided Design, Pages 97:1-97:6, 2016.</li>
<li>M. Yasin, B. Mazumdhar, O. Sinanoglu, and J. Rajendran, “CamoPerturb: Secure IC Camouflaging for Minterm Protection,” in the Proceedings of IEEE International Conference on Computer-Aided Design, Pages 29:1-29:8, 2016.</li>
<li>M. Yasin, B. Mazumdhar, O. Sinanoglu, and J. Rajendran, “SARLock: Resisting SAT attacks on Logic encryption,” in the Proceedings of IEEE Symposium on Hardware Oriented Security and Trust, Pages 236-241, 2016.</li>
<li>M. Bidmeshki, G. Reddy, L. Zhou, J. Rajendran, and Y. Makris, “Hardware-based attacks to compromise the cryptographic security of an election system”, in the Proceedings of IEEE International Conference on Computer Design, Pages 153-156, 2016.</li>
<li>A. Kanuparthi, J. Rajendran, and R. Karri, “Controlling your control flow graph,” in the Proceedings of IEEE Symposium on Hardware Oriented Security and Trust, Pages 43-48, 2016.</li>
<li>Y. Wang, P. Chen, J. Hu, and J. Rajendran, “The Cat and Mouse in Split Manufacturing,” in the Proceedings of IEEE/ACM Design Automation Conference, Pages 165:1-165:6, 2016.</li>
<li>J. Tang, J. Rajendran, and R. Karri, “Securing Pressure Measurements Using SensorPUFs,” in the Proceedings of IEEE International Symposium on Circuits and Systems, Pagees 1330-1333, 2016.</li>
<li>M. Yasin, S. Saeed, J. Rajendran, and O. Sinanoglu, “Activation of Logic Encrypted Chips: Pre-Test or Post-Test?,” in the Proceedings of IEEE/ACM Design Automation and Test in Europe, Pages 139-144, 2016.</li>
<li>J. Rajendran, A. M. Dhandayuthapany, V. Vedula, and R. Karri, Security Verification of 3rd Party Intellectual Property Cores for Information Leakage, in the Proceedings of IEEE International Conference on VLSI Design, Pages 547-552, 2016.</li>
<li>J. Rajendran, V. Vedula, and R. Karri, Detecting Malicious Modifications of Data in Third-Party Intellectual Property Cores, in the Proceedings of IEEE/ACM Design Automation Conference, Pages 112:1–112:6, 2015.</li>
<li>D. Shahrjerdi, J. Rajendran, S. Garg, R. Karri, and F. Koushanfar, Shielding and Securing Integrated Circuits using Sensors, in the Proceedings of IEEE/ACM International Conference on Computer-Aided Design, Pages 170-174, 2014.</li>
<li>D. Hoe, J. Rajendran, and R. Karri, Towards Secure Analog Designs: A Secure Sense Amplifier Using Memristors, in the Proceedings of IEEE International Symposium on VLSI, Pages 516-521, 2014.</li>
<li>A.Waksman, J. Rajendran and S. Sethumadhavan A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification, accepted in IEEE/ACM Design Automation Conference, Pages 1-4, 2014.</li>
                <li>J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, Security Analysis of Integrated Circuit Camouflaging, in the Proceedings of the ACM Conference on Computer and Communications Security, Pages 709-720, 2013. <font color="red">(Best Student Paper Award)</font></li>
<li>M. Rostami, F. Koushanfar, J. Rajendran and R. Karri, Hardware Security: Threat Models and Metrics, in the Proceedings of IEEE Conference on Computer-Aided Design, Pages 819-823, 2013.</li>
                <li>C. Liu, J. Rajendran, C. Yang and R. Karri, Shielding Heterogeneous MPSoCs from Untrustworthy 3PIPs through Security-Driven Task Scheduling, in the Proceedings of IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Pages 101-106, 2013. <font color="red">(Best Student Paper Award)</font></li>
<li>J. Rajendran, O. Sinanoglu, and R. Karri, VLSI Testing based Security Metric for IC Camouflaging, in the Proceedings of the IEEE International Test Conference, Pages 1-4, 2013.</li>
<li>O. Sinanoglu, N. Karimi, J. Rajendran, R. Karri, Y. Jin, K. Huang, and Y. Makris, Reconciling the IC Test and Security Dichotomy, in the Proceedings of IEEE European Test Symposium, Pages 1-6, 2013.</li>
<li>J. Rajendran, H. Zhang, O. Sinanoglu, and R. Karri, High-Level Synthesis for Security and Trust, in the Proceedings of the IEEE International On-Line Testing Symposium, Pages 232-233, 2013.</li>
<li>X. Zhang, K. Xiao, M. Tehranipoor, J. Rajendran, and R. Karri, A study on the effectiveness of Trojan detection techniques using a red team blue team approach, in the Proceedings of IEEE VLSI Test Symposium, Pages 1-3, 2013.</li>
<li>J. Rajendran, O. Sinanoglu, and R. Karri, Is Split Manufacturing secure?, in the Proceedings of the IEEE/ACM Design Automation and Test Conference, Pages 1259-1264, 2013.</li>
<li>G. Rose, J. Rajendran, N. McDonald, R. Karri, M. Potkonjak, and B. Wysocki, Hardware Security Strategies Exploiting Nanoelectronic Circuits, in the Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference, Pages 368-372, 2013.</li>
<li>S. Kannan, J. Rajendran, O. Sinanoglu, and R. Karri, Sneak Path Testing of Memristor-based Memories, in the Proceedings of IEEE International Conference on VLSI Design, Pages 386-391, 2013.</li>
<li>J. Rajendran, G. S. Rose, R. Karri, and M. Potkonjak, Nano-PPUF: A Memristor-based security primitive, in the Proceedings of IEEE International Symposium on VLSI, Pages 84-87, 2012.</li>
<li>J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, Security Analysis of Logic Obfuscation, in the Proceedings of IEEE/ACM Design Automation and Conference, Pages 83-89, 2012.</li>
<li>J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, Logic encryption: A fault analysis perspective, in the Proceedings of IEEE/ACM Design Automation and Test in Europe, Pages 953-958, 2012.</li>
<li>J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, Applying IC Testing Concepts to Secure ICs, in the Proceedings of GOMACTECH, 2012.</li>
<li>S. Kannan, J. Rajendran, O. Sinanoglu, and R. Karri, Engineering Crossbar based Emerging Memory Technologies, in the Proceedings of IEEE International Conference on Computer Design, Pages 478-479, 2012.</li>
<li>J. Rajendran, V.Jyothi, O.Sinanoglu, and R. Karri, Design and analysis of ring oscillator based Design for-Trust technique, in the Proceedings of IEEE VLSI Test Symposium, Pages 105-110, 2011.</li>
<li>J. Rajendran, V. Jyothi, and R. Karri, Blue team red team approach to hardware trust assessment: The embedded systems challenge experience, in the Proceedings of IEEE International Symposium on Computer Design, Pages 285-288, 2011.</li>
<li>J. Rajendran, R. Karri, and G.S. Rose, Parallel Memristors: Improving Variation Tolerance in Memristive Digital Circuits, in the Proceedings of IEEE International Symposium on Circuits and Systems, Pages 2241-2244, 2011.</li>
                <li>J. Rajendran, H. Manem, R. Karri and G.S. Rose, An Approach to Tolerate Process Related Variations in Memristor-based Applications, in the Proceedings of IEEE Symposium on VLSI Design, Pages 18-23, 2011. <font color="red">(Best Student Paper Award)</font></li>
<li>J. Rajendran, H. Manem, R. Karri and G.S. Rose, Memristor based Programmable Threshold Logic Array, in the Proceedings of IEEE Symposium on Nanoscale Architectures, Pages 5-10, 2010.</li>
<li>J. Rajendran, H. Borad, S. Mantravadi and R. Karri, SLICED: Slide-based Concurrent Error Detection Technique for Symmetric Block Ciphers, in the Proceedings of IEEE Symposium on Hardware Oriented Security and Trust, Pages 70-75, 2010.</li>
<li>J. Rajendran, J. Jimenez, E. Gavas, V. Padman and R. Karri, Towards a comprehensive and systematic classification of hardware Trojans, in the Proceedings of IEEE Symposium on Circuits and Systems, Pages 1871-1874, 2010.</li>
<li>J. Rajendran, H. Manem and G.S. Rose, NDR based threshold logic fabric with memristive synapses, in the Proceedings of IEEE-NANO, Pages 725-728, 2009.</li>
              </ol>
						</div>
						<br class="clear" />
					</div>
					<br class="clear" />
				</div>
			</div>
			<div id="copyright">
				&copy; Hardware Security Lab | Design by <a href="http://templated.co" rel="nofollow">TEMPLATED</a>
			</div>
		</div>
    </body>
</html>