// Seed: 2712617598
module module_0 (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(-1'd0),
        .id_5(1'b0),
        .id_6(1)
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(1)
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout reg id_23;
  output wire id_22;
  inout wire id_21;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_12,
      id_11,
      id_12,
      id_1,
      id_14,
      id_2
  );
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always id_23 <= 1;
  id_24 :
  assert property (@(posedge id_18) id_24)
  else;
endmodule
