###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Thu Mar 20 16:47:06 2025
#  Design:            sram_w16_160
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin memory0_reg_153_/CP 
Endpoint:   memory0_reg_153_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.839
- Arrival Time                  0.977
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    0.062 | 
     | FE_RC_1_0        | A1 v -> Z v  | OR3D1   | 0.147 |   0.347 |    0.209 | 
     | FE_OFC83_n1201   | I v -> ZN ^  | INVD1   | 0.121 |   0.468 |    0.330 | 
     | U1552            | A1 ^ -> ZN ^ | INR2D0  | 0.172 |   0.640 |    0.502 | 
     | FE_OFC43_N244    | I ^ -> Z ^   | BUFFD12 | 0.181 |   0.821 |    0.683 | 
     | memory0_reg_153_ | E ^          | EDFQD1  | 0.156 |   0.977 |    0.839 | 
     +------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin memory0_reg_156_/CP 
Endpoint:   memory0_reg_156_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.839
- Arrival Time                  0.977
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    0.062 | 
     | FE_RC_1_0        | A1 v -> Z v  | OR3D1   | 0.147 |   0.347 |    0.209 | 
     | FE_OFC83_n1201   | I v -> ZN ^  | INVD1   | 0.121 |   0.468 |    0.330 | 
     | U1552            | A1 ^ -> ZN ^ | INR2D0  | 0.172 |   0.640 |    0.502 | 
     | FE_OFC43_N244    | I ^ -> Z ^   | BUFFD12 | 0.181 |   0.821 |    0.683 | 
     | memory0_reg_156_ | E ^          | EDFQD1  | 0.156 |   0.977 |    0.839 | 
     +------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin memory0_reg_148_/CP 
Endpoint:   memory0_reg_148_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.839
- Arrival Time                  0.976
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    0.062 | 
     | FE_RC_1_0        | A1 v -> Z v  | OR3D1   | 0.147 |   0.347 |    0.209 | 
     | FE_OFC83_n1201   | I v -> ZN ^  | INVD1   | 0.121 |   0.468 |    0.330 | 
     | U1552            | A1 ^ -> ZN ^ | INR2D0  | 0.172 |   0.640 |    0.502 | 
     | FE_OFC43_N244    | I ^ -> Z ^   | BUFFD12 | 0.181 |   0.821 |    0.683 | 
     | memory0_reg_148_ | E ^          | EDFQD1  | 0.156 |   0.976 |    0.839 | 
     +------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin memory0_reg_151_/CP 
Endpoint:   memory0_reg_151_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.839
- Arrival Time                  0.976
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    0.062 | 
     | FE_RC_1_0        | A1 v -> Z v  | OR3D1   | 0.147 |   0.347 |    0.209 | 
     | FE_OFC83_n1201   | I v -> ZN ^  | INVD1   | 0.121 |   0.468 |    0.330 | 
     | U1552            | A1 ^ -> ZN ^ | INR2D0  | 0.172 |   0.640 |    0.502 | 
     | FE_OFC43_N244    | I ^ -> Z ^   | BUFFD12 | 0.181 |   0.821 |    0.683 | 
     | memory0_reg_151_ | E ^          | EDFQD1  | 0.156 |   0.976 |    0.839 | 
     +------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin memory0_reg_152_/CP 
Endpoint:   memory0_reg_152_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.839
- Arrival Time                  0.976
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    0.062 | 
     | FE_RC_1_0        | A1 v -> Z v  | OR3D1   | 0.147 |   0.347 |    0.209 | 
     | FE_OFC83_n1201   | I v -> ZN ^  | INVD1   | 0.121 |   0.468 |    0.330 | 
     | U1552            | A1 ^ -> ZN ^ | INR2D0  | 0.172 |   0.640 |    0.502 | 
     | FE_OFC43_N244    | I ^ -> Z ^   | BUFFD12 | 0.181 |   0.821 |    0.683 | 
     | memory0_reg_152_ | E ^          | EDFQD1  | 0.156 |   0.976 |    0.839 | 
     +------------------------------------------------------------------------+ 

