# utp-hft
RTL and Testbench for FIX parser 

This repository contains Verilog HDL design for FIX4.2 Parser with internal checksum

"fix_parser.sv" - contains the top level module for the FIX4.2 Parser
"fix_parser_tb.sv" - contains the testbench for the top level module

![image](https://github.com/gabrielchin96/utp-hft/assets/37936929/62291e88-f28e-4927-bbe9-62482971153a)
