Running: /home/jannis/Programs/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/tb_fully_connected_isim_beh.exe" -prj "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/tb_fully_connected_beh.prj" "work.tb_fully_connected" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/xnor_popcount.vhd" into library work
Parsing VHDL file "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit.vhd" into library work
Parsing VHDL file "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accumulator.vhd" into library work
Parsing VHDL file "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd" into library work
Parsing VHDL file "/home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/tb_fully_connected.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85052 KB
Fuse CPU Usage: 1710 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity memory10Bit [memory10bit_default]
Compiling architecture behavioral of entity xnor_popcount [\xnor_popcount(10)\]
Compiling architecture behavioral of entity accumulator [\accumulator(10)\]
Compiling architecture behavioral of entity fully_connected [\fully_connected(10,10,10)\]
Compiling architecture behavior of entity tb_fully_connected
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/tb_fully_connected_isim_beh.exe
Fuse Memory Usage: 394588 KB
Fuse CPU Usage: 1820 ms
GCC CPU Usage: 250 ms
