verilog xil_defaultlib --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.v" \
"../../../bd/base_mb/ip/base_mb_lmb_bram_0/sim/base_mb_lmb_bram_0.v" \

verilog fifo_generator_v13_2_3 --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../../../../bd/base_mb/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
"../../../../../../bd/base_mb/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/bd_0b46_mac_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_resets.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_clocking.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_support.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_gt_common.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_cpll_railing.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_init.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_tx_startup_fsm.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_reset_wtd_timer.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_multi_gt.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_gt.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_reset_sync.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_sync_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_transceiver.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_0b46_xlconstant_phyadd_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_0b46_xlconstant_config_vec_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_5/sim/bd_0b46_xlconstant_config_val_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_6/bd_0b46_c_shift_ram_0_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_7/bd_0b46_c_counter_binary_0_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_8/sim/bd_0b46_xlconstant_0_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_9/sim/bd_0b46_util_vector_logic_0_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_9/bd_0b46_util_vector_logic_0_0_sim_netlist.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/sim/bd_0b46.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/sim/base_mb_axi_ethernet_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_0_0/sim/base_mb_xlconstant_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_1_0/sim/base_mb_xlconstant_1_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconcat_0_0/sim/base_mb_xlconcat_0_0.v" \
"../../../bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/sim/fifo_32by128.v" \
"../../../bd/base_mb/ipshared/f383/hdl/maroc_slow_control.v" \
"../../../bd/base_mb/ipshared/f383/hdl/maroc_slow_control_v1_0_S00_AXI.v" \
"../../../bd/base_mb/ipshared/f383/hdl/maroc_slow_control_v1_0.v" \
"../../../bd/base_mb/ip/base_mb_maroc_slow_control_0_0/sim/base_mb_maroc_slow_control_0_0.v" \
"../../../bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/sim/FIFO_32by512.v" \
"../../../bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/sim/FIFO_64_to_32.v" \
"../../../bd/base_mb/ipshared/a69c/src/MUX_16b_16to1_sync.v" \
"../../../bd/base_mb/ipshared/a69c/src/async_edge_detect.v" \
"../../../bd/base_mb/ipshared/a69c/src/bin_counter.v" \
"../../../bd/base_mb/ipshared/a69c/src/delay_hold.v" \
"../../../bd/base_mb/ipshared/a69c/src/im_mode_state_machine.v" \
"../../../bd/base_mb/ipshared/a69c/src/maroc_dc.v" \
"../../../bd/base_mb/ipshared/a69c/hdl/maroc_dc_v1_0_S00_AXI.v" \
"../../../bd/base_mb/ipshared/a69c/src/ph_state_machine.v" \
"../../../bd/base_mb/ipshared/a69c/src/qdata_rx.v" \
"../../../bd/base_mb/ipshared/a69c/src/sync_it.v" \
"../../../bd/base_mb/ipshared/a69c/hdl/maroc_dc_v1_0.v" \
"../../../bd/base_mb/ip/base_mb_maroc_dc_0_0/sim/base_mb_maroc_dc_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_2_0/sim/base_mb_xlconstant_2_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_0_0/sim/base_mb_xlslice_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.v" \
"../../../bd/base_mb/ip/base_mb_stim_gen_0_0/sim/base_mb_stim_gen_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_0_1/sim/base_mb_xlslice_0_1.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_1_0/sim/base_mb_xlslice_1_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_0_2/sim/base_mb_xlslice_0_2.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_2_1/sim/base_mb_xlconstant_2_1.v" \
"../../../bd/base_mb/ip/base_mb_in_buf_ds_4bit_0_0/sim/base_mb_in_buf_ds_4bit_0_0.v" \
"../../../bd/base_mb/ip/base_mb_in_buf_ds_1bit_0_0/sim/base_mb_in_buf_ds_1bit_0_0.v" \
"../../../bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.v" \
"../../../bd/base_mb/ip/base_mb_elapsed_time_gen_0_0/sim/base_mb_elapsed_time_gen_0_0.v" \
"../../../bd/base_mb/ip/base_mb_in_buf_ds_1bit_0_1/sim/base_mb_in_buf_ds_1bit_0_1.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_1_1/sim/base_mb_xlslice_1_1.v" \
"../../../bd/base_mb/ip/base_mb_xbar_0/sim/base_mb_xbar_0.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" \
"../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_5_0/sim/base_mb_xlslice_5_0.v" \
"../../../bd/base_mb/ip/base_mb_SPI_MUX_1_0/sim/base_mb_SPI_MUX_1_0.v" \
"../../../bd/base_mb/ip/base_mb_SPI_access_0_0/sim/base_mb_SPI_access_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_6_0/sim/base_mb_xlslice_6_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_3_0/sim/base_mb_xlconstant_3_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_5_0/sim/base_mb_xlconstant_5_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_6_0/sim/base_mb_xlconstant_6_0.v" \
"../../../bd/base_mb/ip/base_mb_flash_control_0_0/sim/base_mb_flash_control_0_0.v" \
"../../../bd/base_mb/ip/base_mb_stepper_control_0_0/sim/base_mb_stepper_control_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_2_0/sim/base_mb_xlslice_2_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_16_18_0/sim/base_mb_Bit_16_18_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_19_23_0/sim/base_mb_Bit_19_23_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_16_18_1/sim/base_mb_Bit_16_18_1.v" \
"../../../bd/base_mb/ip/base_mb_Bit_0_15_0/sim/base_mb_Bit_0_15_0.v" \
"../../../bd/base_mb/ip/base_mb_xlconcat_2_0/sim/base_mb_xlconcat_2_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_16_16_1/sim/base_mb_Bit_16_16_1.v" \
"../../../bd/base_mb/ip/base_mb_Bit_21_21_0/sim/base_mb_Bit_21_21_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_22_22_0/sim/base_mb_Bit_22_22_0.v" \
"../../../bd/base_mb/ip/base_mb_Bit_24_27_0/sim/base_mb_Bit_24_27_0.v" \
"../../../bd/base_mb/ip/base_mb_xbar_1/sim/base_mb_xbar_1.v" \
"../../../bd/base_mb/ip/base_mb_SPI_STARTUP_0_0/sim/base_mb_SPI_STARTUP_0_0.v" \
"../../../bd/base_mb/sim/base_mb.v" \
"../../../bd/base_mb/ip/base_mb_xlconstant_1_1/sim/base_mb_xlconstant_1_1.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/statistics/bd_cb17_mac_0_vector_decode.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_cpll_railing.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_gtwizard_init.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_tx_startup_fsm.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_rx_startup_fsm.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_reset_wtd_timer.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_gtwizard.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_gtwizard_multi_gt.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_gtwizard_gt.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0_reset_sync.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0_sync_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/transceiver/bd_cb17_pcs_pma_0_transceiver.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0_block.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_3/sim/bd_cb17_xlconstant_phyadd_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_4/sim/bd_cb17_xlconstant_config_vec_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_5/sim/bd_cb17_xlconstant_config_val_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_8/sim/bd_cb17_xlconstant_0_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_9/sim/bd_cb17_util_vector_logic_0_0.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/sim/bd_cb17.v" \
"../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/sim/base_mb_axi_ethernet_1_0.v" \
"../../../bd/base_mb/ip/base_mb_OBUFDS_FOR_CLK_0_0/sim/base_mb_OBUFDS_FOR_CLK_0_0.v" \
"../../../bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../bd/base_mb/ipshared/6850/new/FIFO_for_AXIS.v" \
"../../../bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/sim/base_mb_FIFO_for_AXIS_0_0.v" \

verilog axis_infrastructure_v1_1_0 --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog axis_register_slice_v1_1_18 --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl/axis_register_slice_v1_1_vl_rfs.v" \

verilog axis_switch_v1_1_18 --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl/axis_switch_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../../bd/base_mb/ipshared/85a3" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ipshared/ec67/hdl" --include "../../../../../../bd/base_mb/ipshared/9820/ip_cores/general-cores/modules/wishbone/wb_lm32/src" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/header_files" --include "../../../../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/hdl" \
"../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/ip/axis_switch_0/sim/axis_switch_0.v" \
"../../../bd/base_mb/ipshared/e7ae/new/AXI_Stream_Switch.v" \
"../../../bd/base_mb/ip/base_mb_AXI_Stream_Switch_0_0/sim/base_mb_AXI_Stream_Switch_0_0.v" \
"../../../bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/base_mb/ipshared/ed0e/new/ETH_CORE_CTRL.v" \
"../../../bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/sim/base_mb_ETH_CORE_CTRL_0_0.v" \
"../../../bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/sim/base_mb_ETH_CORE_CTRL_0_1.v" \
"../../../bd/base_mb/ip/base_mb_IBUFDS_FOR_CLK_0_0/sim/base_mb_IBUFDS_FOR_CLK_0_0.v" \
"../../../bd/base_mb/ip/base_mb_PPS_IO_0_0/sim/base_mb_PPS_IO_0_0.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_0_3/sim/base_mb_xlslice_0_3.v" \
"../../../bd/base_mb/ip/base_mb_xlslice_0_4/sim/base_mb_xlslice_0_4.v" \
"../../../bd/base_mb/ip/base_mb_delay_0_0/sim/base_mb_delay_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
