#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9ea10e8 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x9edec98_0 .var "Clk", 0 0;
v0x9edece8_0 .var "Reset", 0 0;
v0x9ededa0_0 .var "Start", 0 0;
v0x9ededf0_0 .var "address", 26 0;
v0x9edee40_0 .var/i "counter", 31 0;
v0x9edee90_0 .net "cpu_mem_addr", 31 0, L_0x9ee12b8; 1 drivers
v0x9edeee0_0 .net "cpu_mem_data", 255 0, L_0x9ee1370; 1 drivers
v0x9edef30_0 .net "cpu_mem_enable", 0 0, v0x9ed79a8_0; 1 drivers
v0x9edef80_0 .net "cpu_mem_write", 0 0, v0x9ed7940_0; 1 drivers
v0x9edefd0_0 .var "flag", 0 0;
v0x9edf020_0 .var/i "i", 31 0;
v0x9edf070_0 .var "index", 4 0;
v0x9edf0f8_0 .net "mem_cpu_ack", 0 0, v0x9ed5e20_0; 1 drivers
v0x9edf148_0 .net "mem_cpu_data", 255 0, v0x9ed60b0_0; 1 drivers
v0x9edf198_0 .var/i "outfile", 31 0;
v0x9edf1e8_0 .var/i "outfile2", 31 0;
v0x9edf280_0 .var "tag", 23 0;
S_0x9ed6530 .scope module, "CPU" "CPU" 2 23, 3 1, S_0x9ea10e8;
 .timescale 0 0;
L_0x9edf3f8 .functor AND 1, v0x9edd180_0, L_0x9edf3a8, C4<1>, C4<1>;
L_0x9edf4d8 .functor OR 1, v0x9edd2c8_0, L_0x9edf3f8, C4<0>, C4<0>;
L_0x9ee0148 .functor NOT 1, v0x9edaea8_0, C4<0>, C4<0>, C4<0>;
RS_0x9eb6c84 .resolv tri, v0x9edc690_0, L_0x9ee0360, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x9ee0360 .functor BUFZ 32, RS_0x9eb6c84, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9edd330_0 .net "ALUresult", 31 0, v0x9edb408_0; 1 drivers
v0x9edd3b8_0 .net "Add_pc_o", 31 0, L_0x9edf548; 1 drivers
v0x9edd408_0 .net "EX_M", 1 0, v0x9eda2c0_0; 1 drivers
v0x9edd490_0 .net "EX_Rt", 4 0, v0x9eda670_0; 1 drivers
v0x9edd4f8_0 .net "EX_WB", 1 0, v0x9eda398_0; 1 drivers
v0x9edd580_0 .net "EX_extend", 31 0, v0x9eda710_0; 1 drivers
v0x9edd608_0 .net "Eq_flag", 0 0, L_0x9edf3a8; 1 drivers
v0x9edd658_0 .net "HazardMUX_8", 0 0, v0x9edae58_0; 1 drivers
v0x9edd708_0 .net "ID_addr", 31 0, v0x9edaa38_0; 1 drivers
v0x9edd790_0 .net "ID_rs", 31 0, L_0x9ee0628; 1 drivers
v0x9edd818_0 .net "ID_rt", 31 0, L_0x9ee0718; 1 drivers
v0x9edd8a0_0 .net "IERs", 4 0, v0x9eda620_0; 1 drivers
v0x9edd960_0 .net "IERt", 4 0, v0x9eda560_0; 1 drivers
v0x9edd9e8_0 .net "IFIDWrite", 0 0, v0x9edade8_0; 1 drivers
v0x9edda38_0 .net "IF_inst", 31 0, L_0x9ee0568; 1 drivers
RS_0x9eb71f4 .resolv tri, L_0x9edf2d0, L_0x9edf828, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x9eddac0_0 .net8 "JUMP_Addr", 31 0, RS_0x9eb71f4; 2 drivers
v0x9eddb58_0 .net "MEM_ALUOut", 31 0, v0x9ed9980_0; 1 drivers
v0x9eddba8_0 .net "MEM_mux3", 4 0, v0x9ed9c68_0; 1 drivers
v0x9eddc48_0 .net "MUX8_data", 7 0, v0x9edb7d8_0; 1 drivers
v0x9eddc98_0 .net "MUX_5Out", 31 0, v0x9edc028_0; 1 drivers
v0x9eddbf8_0 .net "MUX_7Out", 31 0, v0x9edbaa8_0; 1 drivers
v0x9eddda8_0 .net "PCWrite", 0 0, v0x9edaea8_0; 1 drivers
v0x9eddce8_0 .net "WB_WBState", 1 0, v0x9ed9590_0; 1 drivers
v0x9edde58_0 .net "WB_memState", 1 0, v0x9ed9b58_0; 1 drivers
v0x9edddf8_0 .net "WB_mux3", 4 0, v0x9ed9760_0; 1 drivers
v0x9eddf10_0 .net *"_s3", 3 0, L_0x9edf320; 1 drivers
v0x9eddea8_0 .net "am1", 31 0, L_0x9ed7890; 1 drivers
v0x9eddfd0_0 .net "branch_flag", 0 0, L_0x9edf3f8; 1 drivers
v0x9eddf60_0 .net "branch_flagT", 0 0, v0x9edd180_0; 1 drivers
v0x9ede098_0 .net "clk_i", 0 0, v0x9edec98_0; 1 drivers
v0x9ede020_0 .net "cm8", 7 0, v0x9edd278_0; 1 drivers
v0x9ede1a0_0 .net "extended", 31 0, L_0x9edf9b0; 1 drivers
v0x9ede0e8_0 .net "flush", 0 0, L_0x9edf4d8; 1 drivers
v0x9ede278_0 .net "inst", 31 0, v0x9edabc8_0; 1 drivers
v0x9ede1f0_0 .net "inst_addr", 31 0, v0x9ed8d60_0; 1 drivers
v0x9ede358_0 .net "jump_flag", 0 0, v0x9edd2c8_0; 1 drivers
v0x9ede2c8_0 .net "memRead", 0 0, v0x9ed9a68_0; 1 drivers
v0x9ede440_0 .net "memWrite", 0 0, v0x9ed9ab8_0; 1 drivers
v0x9ede3e0_0 .alias "mem_ack_i", 0 0, v0x9edf0f8_0;
v0x9ede568_0 .alias "mem_addr_o", 31 0, v0x9edee90_0;
v0x9ede4c8_0 .alias "mem_data_i", 255 0, v0x9edf148_0;
v0x9ede698_0 .alias "mem_data_o", 255 0, v0x9edeee0_0;
v0x9ede5f0_0 .alias "mem_enable_o", 0 0, v0x9edef30_0;
v0x9ede7d0_0 .alias "mem_write_o", 0 0, v0x9edef80_0;
v0x9ede720_0 .net "mux1Out", 31 0, v0x9edc8c8_0; 1 drivers
v0x9ede910_0 .net "mux3EXMEM", 4 0, v0x9edc458_0; 1 drivers
v0x9ede858_0 .net "mux4ALU", 31 0, v0x9edc220_0; 1 drivers
v0x9edea58_0 .net "mux6ALU", 31 0, v0x9edbdd0_0; 1 drivers
v0x9ede998_0 .net "mux7Write", 31 0, v0x9ed9d70_0; 1 drivers
v0x9edeb70_0 .net "rst_i", 0 0, v0x9edece8_0; 1 drivers
v0x9edeaa8_0 .net "stall", 0 0, L_0x9ee0b40; 1 drivers
v0x9edeaf8_0 .net "start_i", 0 0, v0x9ededa0_0; 1 drivers
L_0x9edf2d0 .part/pv L_0x9edf320, 28, 4, 32;
L_0x9edf320 .part v0x9edc8c8_0, 28, 4;
L_0x9edf3a8 .cmp/eq 32, L_0x9ee0628, L_0x9ee0718;
L_0x9edf770 .part v0x9edabc8_0, 0, 26;
L_0x9edf828 .part/pv v0x9edcab0_0, 0, 28, 32;
L_0x9edf878 .part v0x9ed9590_0, 0, 1;
L_0x9edfa70 .part v0x9edabc8_0, 0, 16;
L_0x9edfd10 .part v0x9eda710_0, 0, 6;
L_0x9edfd60 .part v0x9eda2c0_0, 1, 1;
L_0x9edfdb0 .part v0x9edabc8_0, 11, 5;
L_0x9edfe00 .part v0x9edabc8_0, 16, 5;
L_0x9edfe50 .part v0x9edabc8_0, 16, 5;
L_0x9edff68 .part v0x9edabc8_0, 21, 5;
L_0x9edffb8 .part v0x9edb7d8_0, 6, 2;
L_0x9ee0040 .part v0x9edb7d8_0, 4, 2;
L_0x9ee0090 .part v0x9edb7d8_0, 0, 4;
L_0x9ee0238 .part v0x9ed9b58_0, 1, 1;
L_0x9ee0288 .part v0x9ed9590_0, 1, 1;
L_0x9ee07b8 .part v0x9edabc8_0, 21, 5;
L_0x9ee0840 .part v0x9edabc8_0, 16, 5;
L_0x9ee02d8 .part v0x9ed9590_0, 1, 1;
S_0x9edd0f0 .scope module, "Control" "Control" 3 59, 4 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edd180_0 .var "branch", 0 0;
v0x9edd1f0_0 .alias "data_in", 31 0, v0x9ede278_0;
v0x9edd278_0 .var "data_out", 7 0;
v0x9edd2c8_0 .var "jump", 0 0;
E_0x9edc858 .event edge, v0x9edabc8_0;
S_0x9edcf10 .scope module, "Add_PC" "Adder" 3 66, 5 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edcf90_0 .alias "data1_in", 31 0, v0x9ede1f0_0;
v0x9edd018_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x9edd068_0 .alias "data_o", 31 0, v0x9edd3b8_0;
L_0x9edf548 .arith/sum 32, v0x9ed8d60_0, C4<00000000000000000000000000000100>;
S_0x9edcd50 .scope module, "ADD" "Adder" 3 72, 5 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edcdd0_0 .net "data1_in", 31 0, L_0x9edf720; 1 drivers
v0x9edce30_0 .alias "data2_in", 31 0, v0x9edd708_0;
v0x9edcea0_0 .alias "data_o", 31 0, v0x9eddea8_0;
L_0x9ed7890 .arith/sum 32, L_0x9edf720, v0x9edaa38_0;
S_0x9edcb10 .scope module, "shiftLeft2_32" "shiftLeft2_32" 3 78, 6 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edcb90_0 .net *"_s2", 29 0, L_0x9edf668; 1 drivers
v0x9edcc00_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x9edcc60_0 .alias "data_i", 31 0, v0x9ede1a0_0;
v0x9edcce8_0 .alias "data_o", 31 0, v0x9edcdd0_0;
L_0x9edf668 .part L_0x9edf9b0, 0, 30;
L_0x9edf720 .concat [ 2 30 0 0], C4<00>, L_0x9edf668;
S_0x9edc9a0 .scope module, "shiftLeft2_26" "shiftLeft2_26" 3 83, 7 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edca40_0 .net "data_i", 25 0, L_0x9edf770; 1 drivers
v0x9edcab0_0 .var "data_o", 27 0;
E_0x9edca20 .event edge, v0x9edca40_0;
S_0x9edc768 .scope module, "MUX_1" "MUX32" 3 88, 8 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edc808_0 .alias "data1_i", 31 0, v0x9edd3b8_0;
v0x9edc878_0 .alias "data2_i", 31 0, v0x9eddea8_0;
v0x9edc8c8_0 .var "data_o", 31 0;
v0x9edc938_0 .alias "select_i", 0 0, v0x9eddfd0_0;
E_0x9edc7e8 .event edge, v0x9edc938_0, v0x9edc878_0, v0x9eda9d8_0;
S_0x9edc550 .scope module, "MUX_2" "MUX32" 3 95, 8 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edc5f0_0 .alias "data1_i", 31 0, v0x9ede720_0;
v0x9edc640_0 .alias "data2_i", 31 0, v0x9eddac0_0;
v0x9edc690_0 .var "data_o", 31 0;
v0x9edc700_0 .alias "select_i", 0 0, v0x9ede358_0;
E_0x9edc5d0 .event edge, v0x9edc700_0, v0x9edc640_0, v0x9edc5f0_0;
S_0x9edc318 .scope module, "MUX_3" "MUX5" 3 102, 9 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edc3b8_0 .alias "data1_i", 4 0, v0x9edd490_0;
v0x9edc408_0 .net "data2_i", 4 0, v0x9eda458_0; 1 drivers
v0x9edc458_0 .var "data_o", 4 0;
v0x9edc4c8_0 .net "select_i", 0 0, v0x9eda0f8_0; 1 drivers
E_0x9edc398 .event edge, v0x9eda0f8_0, v0x9eda458_0, v0x9eda670_0;
S_0x9edc0e0 .scope module, "MUX_4" "MUX32" 3 109, 8 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edc180_0 .alias "data1_i", 31 0, v0x9eddbf8_0;
v0x9edc1d0_0 .alias "data2_i", 31 0, v0x9edd580_0;
v0x9edc220_0 .var "data_o", 31 0;
v0x9edc290_0 .net "select_i", 0 0, v0x9ed9f18_0; 1 drivers
E_0x9edc160 .event edge, v0x9ed9f18_0, v0x9eda710_0, v0x9ed9d20_0;
S_0x9edbea8 .scope module, "MUX_5" "MUX32" 3 116, 8 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edbf48_0 .net "data1_i", 31 0, v0x9ed96c0_0; 1 drivers
v0x9edbfb8_0 .net "data2_i", 31 0, v0x9ed94d0_0; 1 drivers
v0x9edc028_0 .var "data_o", 31 0;
v0x9edc078_0 .net "select_i", 0 0, L_0x9edf878; 1 drivers
E_0x9edbf28 .event edge, v0x9edc078_0, v0x9ed94d0_0, v0x9ed96c0_0;
S_0x9edbba0 .scope module, "MUX_6" "MUX3" 3 123, 10 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edbc58_0 .net "data1_i", 31 0, v0x9ed9fc8_0; 1 drivers
v0x9edbcc8_0 .alias "data2_i", 31 0, v0x9eddc98_0;
v0x9edbd18_0 .alias "data3_i", 31 0, v0x9eddb58_0;
v0x9edbdd0_0 .var "data_o", 31 0;
v0x9edbe38_0 .net "select_i", 1 0, v0x9ed92c0_0; 1 drivers
E_0x9edbc20 .event edge, v0x9ed9060_0, v0x9ed7b08_0, v0x9ed8528_0, v0x9ed9fc8_0;
S_0x9edb8c0 .scope module, "MUX_7" "MUX3" 3 131, 10 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edb978_0 .net "data1_i", 31 0, v0x9eda088_0; 1 drivers
v0x9edb9e8_0 .alias "data2_i", 31 0, v0x9eddc98_0;
v0x9edba58_0 .alias "data3_i", 31 0, v0x9eddb58_0;
v0x9edbaa8_0 .var "data_o", 31 0;
v0x9edbb30_0 .net "select_i", 1 0, v0x9ed9320_0; 1 drivers
E_0x9edb940 .event edge, v0x9ed90c0_0, v0x9ed7b08_0, v0x9ed8528_0, v0x9eda088_0;
S_0x9edb668 .scope module, "MUX_8" "MUX8" 3 139, 11 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edb708_0 .alias "data1_i", 7 0, v0x9ede020_0;
v0x9edb778_0 .net "data2_i", 7 0, C4<00000000>; 1 drivers
v0x9edb7d8_0 .var "data_o", 7 0;
v0x9edb838_0 .alias "select_i", 0 0, v0x9edd658_0;
E_0x9edb6e8 .event edge, v0x9edae58_0, v0x9edb778_0, v0x9edb708_0;
S_0x9edb458 .scope module, "Sign_Extend" "Sign_Extend" 3 146, 12 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edb4d8_0 .net *"_s1", 0 0, L_0x9edf8c8; 1 drivers
v0x9edb538_0 .net *"_s2", 15 0, L_0x9edf918; 1 drivers
v0x9edb598_0 .net "data_i", 15 0, L_0x9edfa70; 1 drivers
v0x9edb5f8_0 .alias "data_o", 31 0, v0x9ede1a0_0;
L_0x9edf8c8 .part L_0x9edfa70, 15, 1;
LS_0x9edf918_0_0 .concat [ 1 1 1 1], L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8;
LS_0x9edf918_0_4 .concat [ 1 1 1 1], L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8;
LS_0x9edf918_0_8 .concat [ 1 1 1 1], L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8;
LS_0x9edf918_0_12 .concat [ 1 1 1 1], L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8, L_0x9edf8c8;
L_0x9edf918 .concat [ 4 4 4 4], LS_0x9edf918_0_0, LS_0x9edf918_0_4, LS_0x9edf918_0_8, LS_0x9edf918_0_12;
L_0x9edf9b0 .concat [ 16 16 0 0], L_0x9edfa70, L_0x9edf918;
S_0x9edb1a8 .scope module, "ALU" "ALU" 3 151, 13 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edb268_0 .net "ALUCtrl_i", 2 0, v0x9edb108_0; 1 drivers
v0x9edb2e8_0 .alias "data1_i", 31 0, v0x9edea58_0;
v0x9edb338_0 .alias "data2_i", 31 0, v0x9ede858_0;
v0x9edb398_0 .alias "data_o", 31 0, v0x9edd330_0;
v0x9edb408_0 .var "result_temp", 31 0;
E_0x9edb228 .event edge, v0x9edb028_0, v0x9edb2e8_0, v0x9edb338_0;
S_0x9edaf88 .scope module, "ALU_Control" "ALU_Control" 3 158, 14 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edb028_0 .alias "ALUCtrl_o", 2 0, v0x9edb268_0;
v0x9edb098_0 .net "ALUOp_i", 1 0, v0x9ed9ec8_0; 1 drivers
v0x9edb108_0 .var "aluCtrl_temp", 2 0;
v0x9edb158_0 .net "funct_i", 5 0, L_0x9edfd10; 1 drivers
E_0x9edb008 .event edge, v0x9ed9ec8_0, v0x9edb158_0;
S_0x9edac68 .scope module, "HazardDetection" "HazardDetection" 3 164, 15 1, S_0x9ed6530;
 .timescale 0 0;
v0x9edad08_0 .net "IDEX_MemRead_i", 0 0, L_0x9edfd60; 1 drivers
v0x9edad78_0 .alias "IDEX_RegisterRt_i", 4 0, v0x9edd490_0;
v0x9edade8_0 .var "IFIDWrite_o", 0 0;
v0x9edae58_0 .var "MUX8_o", 0 0;
v0x9edaea8_0 .var "PCWrite_o", 0 0;
v0x9edaef8_0 .alias "instr_i", 31 0, v0x9ede278_0;
E_0x9edab88 .event edge, v0x9edad08_0, v0x9eda670_0, v0x9edabc8_0;
S_0x9eda948 .scope module, "IF_ID" "IF_ID" 3 173, 16 1, S_0x9ed6530;
 .timescale 0 0;
v0x9eda7b8_0 .alias "IFIDWrite_i", 0 0, v0x9edd9e8_0;
v0x9eda9d8_0 .alias "addr_i", 31 0, v0x9edd3b8_0;
v0x9edaa38_0 .var "addr_o", 31 0;
v0x9edaa98_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9edaae8_0 .alias "flush_i", 0 0, v0x9ede0e8_0;
v0x9edab38_0 .alias "instr_i", 31 0, v0x9edda38_0;
v0x9edabc8_0 .var "instr_o", 31 0;
v0x9edac18_0 .alias "stall_i", 0 0, v0x9edeaa8_0;
S_0x9ed9e48 .scope module, "ID_EX" "ID_EX" 3 184, 17 1, S_0x9ed6530;
 .timescale 0 0;
v0x9ed9ec8_0 .var "ALUOp_o", 1 0;
v0x9ed9f18_0 .var "ALUSrc_o", 0 0;
v0x9ed9f78_0 .alias "RS_data_i", 31 0, v0x9edd790_0;
v0x9ed9fc8_0 .var "RS_data_o", 31 0;
v0x9eda018_0 .alias "RT_data_i", 31 0, v0x9edd818_0;
v0x9eda088_0 .var "RT_data_o", 31 0;
v0x9eda0f8_0 .var "RegDst_o", 0 0;
v0x9eda148_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed87f8_0 .net "ctrl_EX_i", 3 0, L_0x9ee0090; 1 drivers
v0x9eda260_0 .net "ctrl_M_i", 1 0, L_0x9ee0040; 1 drivers
v0x9eda2c0_0 .var "ctrl_M_o", 1 0;
v0x9eda310_0 .net "ctrl_WB_i", 1 0, L_0x9edffb8; 1 drivers
v0x9eda398_0 .var "ctrl_WB_o", 1 0;
v0x9eda408_0 .net "instr1115_i", 4 0, L_0x9edfdb0; 1 drivers
v0x9eda458_0 .var "instr1115_o", 4 0;
v0x9eda4b8_0 .net "instr1620_FW_i", 4 0, L_0x9edfe50; 1 drivers
v0x9eda560_0 .var "instr1620_FW_o", 4 0;
v0x9eda5d0_0 .net "instr1620_MUX_i", 4 0, L_0x9edfe00; 1 drivers
v0x9eda670_0 .var "instr1620_MUX_o", 4 0;
v0x9eda6c0_0 .net "instr2125_i", 4 0, L_0x9edff68; 1 drivers
v0x9eda620_0 .var "instr2125_o", 4 0;
v0x9eda768_0 .alias "sign_extend_i", 31 0, v0x9ede1a0_0;
v0x9eda710_0 .var "sign_extend_o", 31 0;
v0x9eda828_0 .alias "stall_i", 0 0, v0x9edeaa8_0;
S_0x9ed98a0 .scope module, "EX_MEM" "EX_MEM" 3 211, 18 1, S_0x9ed6530;
 .timescale 0 0;
v0x9ed9920_0 .alias "ALUOut_i", 31 0, v0x9edd330_0;
v0x9ed9980_0 .var "ALUOut_o", 31 0;
v0x9ed9a08_0 .alias "MEM_i", 1 0, v0x9edd408_0;
v0x9ed9a68_0 .var "MemRead_o", 0 0;
v0x9ed9ab8_0 .var "MemWrite_o", 0 0;
v0x9ed9b08_0 .alias "WB_i", 1 0, v0x9edd4f8_0;
v0x9ed9b58_0 .var "WB_o", 1 0;
v0x9ed9bc8_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed9c18_0 .alias "mux3_i", 4 0, v0x9ede910_0;
v0x9ed9c68_0 .var "mux3_o", 4 0;
v0x9ed9d20_0 .alias "mux7_i", 31 0, v0x9eddbf8_0;
v0x9ed9d70_0 .var "mux7_o", 31 0;
v0x9ed9df8_0 .alias "stall_i", 0 0, v0x9edeaa8_0;
S_0x9ed93b0 .scope module, "MEM_WB" "MEM_WB" 3 227, 19 1, S_0x9ed6530;
 .timescale 0 0;
v0x9ed9450_0 .net "ReadData_i", 31 0, v0x9ed7c50_0; 1 drivers
v0x9ed94d0_0 .var "ReadData_o", 31 0;
v0x9ed9530_0 .alias "WB_i", 1 0, v0x9edde58_0;
v0x9ed9590_0 .var "WB_o", 1 0;
v0x9ed95e0_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed9630_0 .alias "immed_i", 31 0, v0x9eddb58_0;
v0x9ed96c0_0 .var "immed_o", 31 0;
v0x9ed9710_0 .alias "mux3_i", 4 0, v0x9eddba8_0;
v0x9ed9760_0 .var "mux3_o", 4 0;
v0x9ed97e8_0 .alias "stall_i", 0 0, v0x9edeaa8_0;
E_0x9ed91c0 .event negedge, v0x9ed5fc8_0;
S_0x9ed8ee0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 240, 20 1, S_0x9ed6530;
 .timescale 0 0;
v0x9ed8fa0_0 .alias "EX_MEM_RegRd_i", 4 0, v0x9eddba8_0;
v0x9ed9000_0 .net "EX_MEM_regWrite_i", 0 0, L_0x9ee0238; 1 drivers
v0x9ed9060_0 .alias "ForwardA_o", 1 0, v0x9edbe38_0;
v0x9ed90c0_0 .alias "ForwardB_o", 1 0, v0x9edbb30_0;
v0x9ed9110_0 .alias "ID_EX_RegRs", 4 0, v0x9edd8a0_0;
v0x9ed9170_0 .alias "ID_EX_RegRt", 4 0, v0x9edd960_0;
v0x9ed91f0_0 .alias "MEM_WB_RegRd_i", 4 0, v0x9edddf8_0;
v0x9ed9260_0 .net "MEM_WB_regWrite_i", 0 0, L_0x9ee0288; 1 drivers
v0x9ed92c0_0 .var "fa_temp", 1 0;
v0x9ed9320_0 .var "fb_temp", 1 0;
E_0x9ed8f60/0 .event edge, v0x9ed9000_0, v0x9ed8fa0_0, v0x9ed9110_0, v0x9ed9170_0;
E_0x9ed8f60/1 .event edge, v0x9ed9260_0, v0x9ed84d8_0;
E_0x9ed8f60 .event/or E_0x9ed8f60/0, E_0x9ed8f60/1;
S_0x9ed8b80 .scope module, "PC" "PC" 3 255, 21 1, S_0x9ed6530;
 .timescale 0 0;
v0x9ed8c40_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed8ca0_0 .net "pcEnable_i", 0 0, L_0x9ee0148; 1 drivers
v0x9ed8d00_0 .net8 "pc_i", 31 0, RS_0x9eb6c84; 2 drivers
v0x9ed8d60_0 .var "pc_o", 31 0;
v0x9ed8dd0_0 .alias "rst_i", 0 0, v0x9edeb70_0;
v0x9ed8e20_0 .alias "stall_i", 0 0, v0x9edeaa8_0;
v0x9ed8e90_0 .alias "start_i", 0 0, v0x9edeaf8_0;
E_0x9ed8c00 .event negedge, v0x9ed6388_0, v0x9ed5fc8_0;
S_0x9ed88b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 266, 22 1, S_0x9ed6530;
 .timescale 0 0;
L_0x9ee0568 .functor BUFZ 32, L_0x9ee03d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9ed8930_0 .net *"_s0", 31 0, L_0x9ee03d0; 1 drivers
v0x9ed8980_0 .net *"_s2", 31 0, L_0x9ee0470; 1 drivers
v0x9ed89d0_0 .net *"_s4", 29 0, L_0x9ee0420; 1 drivers
v0x9ed8a20_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x9ed8a70_0 .alias "addr_i", 31 0, v0x9ede1f0_0;
v0x9ed8ad0_0 .alias "instr_o", 31 0, v0x9edda38_0;
v0x9ed8b30 .array "memory", 511 0, 31 0;
L_0x9ee03d0 .array/port v0x9ed8b30, L_0x9ee0470;
L_0x9ee0420 .part v0x9ed8d60_0, 2, 30;
L_0x9ee0470 .concat [ 30 2 0 0], L_0x9ee0420, C4<00>;
S_0x9ed8458 .scope module, "Registers" "Registers" 3 271, 23 1, S_0x9ed6530;
 .timescale 0 0;
L_0x9ee0628 .functor BUFZ 32, L_0x9ee05d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x9ee0718 .functor BUFZ 32, L_0x9ee06c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9ed84d8_0 .alias "RDaddr_i", 4 0, v0x9edddf8_0;
v0x9ed8528_0 .alias "RDdata_i", 31 0, v0x9eddc98_0;
v0x9ed8578_0 .net "RSaddr_i", 4 0, L_0x9ee07b8; 1 drivers
v0x9ed85c8_0 .alias "RSdata_o", 31 0, v0x9edd790_0;
v0x9ed8618_0 .net "RTaddr_i", 4 0, L_0x9ee0840; 1 drivers
v0x9ed8668_0 .alias "RTdata_o", 31 0, v0x9edd818_0;
v0x9ed86b8_0 .net "RegWrite_i", 0 0, L_0x9ee02d8; 1 drivers
v0x9ed8708_0 .net *"_s0", 31 0, L_0x9ee05d8; 1 drivers
v0x9ed8758_0 .net *"_s4", 31 0, L_0x9ee06c8; 1 drivers
v0x9ed87a8_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed8860 .array "register", 31 0, 31 0;
L_0x9ee05d8 .array/port v0x9ed8860, L_0x9ee07b8;
L_0x9ee06c8 .array/port v0x9ed8860, L_0x9ee0840;
S_0x9ed65b0 .scope module, "dcache" "dcache_top" 3 283, 24 1, S_0x9ed6530;
 .timescale 0 0;
P_0x9ed6634 .param/l "STATE_IDLE" 24 68, C4<000>;
P_0x9ed6648 .param/l "STATE_MISS" 24 72, C4<100>;
P_0x9ed665c .param/l "STATE_READMISS" 24 69, C4<001>;
P_0x9ed6670 .param/l "STATE_READMISSOK" 24 70, C4<010>;
P_0x9ed6684 .param/l "STATE_WRITEBACK" 24 71, C4<011>;
L_0x9edd240 .functor OR 1, v0x9ed9a68_0, v0x9ed9ab8_0, C4<0>, C4<0>;
L_0x9edbd68 .functor NOT 1, L_0x9ee1770, C4<0>, C4<0>, C4<0>;
L_0x9ee0b40 .functor AND 1, L_0x9edbd68, L_0x9edd240, C4<1>, C4<1>;
L_0x9ee0ca8 .functor BUFZ 5, L_0x9ee09d8, C4<00000>, C4<00000>, C4<00000>;
L_0x9ee0e20 .functor BUFZ 1, L_0x9edd240, C4<0>, C4<0>, C4<0>;
L_0x9ee0e58 .functor OR 1, v0x9ed7658_0, L_0x9ede6e8, C4<0>, C4<0>;
L_0x9ee1370 .functor BUFZ 256, L_0x9ee1bc0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x9ede6e8 .functor AND 1, L_0x9ee1770, v0x9ed9ab8_0, C4<1>, C4<1>;
L_0x9ede3a8 .functor BUFZ 1, L_0x9ede6e8, C4<0>, C4<0>, C4<0>;
L_0x9ee1678 .functor AND 1, L_0x9ee0c58, L_0x9ee15c0, C4<1>, C4<1>;
L_0x9ee1898 .functor BUFZ 256, L_0x9ee1bc0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x9ed6f90_0 .net *"_s26", 0 0, C4<1>; 1 drivers
v0x9ed6fe0_0 .net *"_s34", 4 0, C4<00000>; 1 drivers
v0x9ed7040_0 .net *"_s36", 31 0, L_0x9ee1118; 1 drivers
v0x9ed70a0_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x9ed70f0_0 .net *"_s40", 31 0, L_0x9ee11c8; 1 drivers
v0x9ed7150_0 .net *"_s52", 0 0, L_0x9ee15c0; 1 drivers
v0x9ed71d0_0 .net *"_s54", 0 0, L_0x9ee1678; 1 drivers
v0x9ed7230_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x9ed72b8_0 .net *"_s58", 0 0, C4<0>; 1 drivers
v0x9ed7318_0 .net *"_s8", 0 0, L_0x9edbd68; 1 drivers
v0x9ed7378_0 .net "cache_dirty", 0 0, L_0x9ede3a8; 1 drivers
v0x9ed73d8_0 .net "cache_sram_data", 255 0, L_0x9ee0f88; 1 drivers
v0x9ed7460_0 .net "cache_sram_enable", 0 0, L_0x9ee0e20; 1 drivers
v0x9ed74e8_0 .net "cache_sram_index", 4 0, L_0x9ee0ca8; 1 drivers
v0x9ed7538_0 .net "cache_sram_tag", 23 0, L_0x9ee0e90; 1 drivers
v0x9ed7588_0 .net "cache_sram_write", 0 0, L_0x9ee0e58; 1 drivers
v0x9ed7658_0 .var "cache_we", 0 0;
v0x9ed76a8_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed7748_0 .net "hit", 0 0, L_0x9ee1770; 1 drivers
v0x9ed7798_0 .var "i", 255 0;
v0x9ed76f8_0 .alias "mem_ack_i", 0 0, v0x9edf0f8_0;
v0x9ed7840_0 .alias "mem_addr_o", 31 0, v0x9edee90_0;
v0x9ed77e8_0 .alias "mem_data_i", 255 0, v0x9edf148_0;
v0x9ed78f0_0 .alias "mem_data_o", 255 0, v0x9edeee0_0;
v0x9ed79a8_0 .var "mem_enable", 0 0;
v0x9ed79f8_0 .alias "mem_enable_o", 0 0, v0x9edef30_0;
v0x9ed7940_0 .var "mem_write", 0 0;
v0x9ed7ab8_0 .alias "mem_write_o", 0 0, v0x9edef80_0;
v0x9ed7a48_0 .alias "p1_MemRead_i", 0 0, v0x9ede2c8_0;
v0x9ed7b80_0 .alias "p1_MemWrite_i", 0 0, v0x9ede440_0;
v0x9ed7b08_0 .alias "p1_addr_i", 31 0, v0x9eddb58_0;
v0x9ed7c50_0 .var "p1_data", 31 0;
v0x9ed7bd0_0 .alias "p1_data_i", 31 0, v0x9ede998_0;
v0x9ed7d28_0 .alias "p1_data_o", 31 0, v0x9ed9450_0;
v0x9ed7ca0_0 .net "p1_index", 4 0, L_0x9ee09d8; 1 drivers
v0x9ed7e08_0 .net "p1_offset", 4 0, L_0x9ee0988; 1 drivers
v0x9ed7d78_0 .net "p1_req", 0 0, L_0x9edd240; 1 drivers
v0x9ed7ef0_0 .alias "p1_stall_o", 0 0, v0x9edeaa8_0;
v0x9ed7e58_0 .net "p1_tag", 21 0, L_0x9ee0a28; 1 drivers
v0x9ed7fe0_0 .net "r_hit_data", 255 0, L_0x9ee1898; 1 drivers
v0x9ed7f40_0 .alias "rst_i", 0 0, v0x9edeb70_0;
v0x9ed80d8_0 .net "sram_cache_data", 255 0, L_0x9ee1bc0; 1 drivers
v0x9ed8030_0 .net "sram_cache_tag", 23 0, L_0x9ee19b0; 1 drivers
v0x9ed81d8_0 .net "sram_dirty", 0 0, L_0x9ee0ce0; 1 drivers
v0x9ed8128_0 .net "sram_tag", 21 0, L_0x9ee0d30; 1 drivers
v0x9ed8178_0 .net "sram_valid", 0 0, L_0x9ee0c58; 1 drivers
v0x9ed82e8_0 .var "state", 2 0;
v0x9ed8338_0 .var "w_hit_data", 255 0;
v0x9ed8228_0 .var "write_back", 0 0;
v0x9ed8288_0 .net "write_hit", 0 0, L_0x9ede6e8; 1 drivers
E_0x9ed5f38 .event edge, v0x9ed7bd0_0, v0x9ed7fe0_0, v0x9ed7e08_0;
E_0x9ed6780 .event edge, v0x9ed7fe0_0, v0x9ed7e08_0;
L_0x9ee0988 .part v0x9ed9980_0, 0, 5;
L_0x9ee09d8 .part v0x9ed9980_0, 5, 5;
L_0x9ee0a28 .part v0x9ed9980_0, 10, 22;
L_0x9ee0c58 .part L_0x9ee19b0, 23, 1;
L_0x9ee0ce0 .part L_0x9ee19b0, 22, 1;
L_0x9ee0d30 .part L_0x9ee19b0, 0, 22;
L_0x9ee0e90 .concat [ 22 1 1 0], L_0x9ee0a28, L_0x9ede3a8, C4<1>;
L_0x9ee0f88 .functor MUXZ 256, v0x9ed60b0_0, v0x9ed8338_0, L_0x9ee1770, C4<>;
L_0x9ee1118 .concat [ 5 5 22 0], C4<00000>, L_0x9ee09d8, L_0x9ee0d30;
L_0x9ee11c8 .concat [ 5 5 22 0], C4<00000>, L_0x9ee09d8, L_0x9ee0a28;
L_0x9ee12b8 .functor MUXZ 32, L_0x9ee11c8, L_0x9ee1118, v0x9ed8228_0, C4<>;
L_0x9ee15c0 .cmp/eq 22, L_0x9ee0a28, L_0x9ee0d30;
L_0x9ee1770 .functor MUXZ 1, C4<0>, C4<1>, L_0x9ee1678, C4<>;
S_0x9ed6bc8 .scope module, "dcache_tag_sram" "dcache_tag_sram" 24 220, 25 1, S_0x9ed65b0;
 .timescale 0 0;
v0x9ed6c48_0 .net *"_s0", 23 0, L_0x9ee18d0; 1 drivers
v0x9ed6cb8_0 .net *"_s2", 23 0, C4<000000000000000000000000>; 1 drivers
v0x9ed6d18_0 .alias "addr_i", 4 0, v0x9ed74e8_0;
v0x9ed6d68_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed6db8_0 .alias "data_i", 23 0, v0x9ed7538_0;
v0x9ed6e08_0 .alias "data_o", 23 0, v0x9ed8030_0;
v0x9ed6e58_0 .alias "enable_i", 0 0, v0x9ed7460_0;
v0x9ed6ec8 .array "memory", 31 0, 23 0;
v0x9ed6f40_0 .alias "write_i", 0 0, v0x9ed7588_0;
L_0x9ee18d0 .array/port v0x9ed6ec8, L_0x9ee0ca8;
L_0x9ee19b0 .functor MUXZ 24, C4<000000000000000000000000>, L_0x9ee18d0, L_0x9ee0e20, C4<>;
S_0x9ed67b0 .scope module, "dcache_data_sram" "dcache_data_sram" 24 233, 26 1, S_0x9ed65b0;
 .timescale 0 0;
v0x9ed6830_0 .net *"_s0", 255 0, L_0x9ee1a68; 1 drivers
v0x9ed68a0_0 .net *"_s2", 255 0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x9ed6900_0 .alias "addr_i", 4 0, v0x9ed74e8_0;
v0x9ed6960_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed69d0_0 .alias "data_i", 255 0, v0x9ed73d8_0;
v0x9ed6a20_0 .alias "data_o", 255 0, v0x9ed80d8_0;
v0x9ed6a90_0 .alias "enable_i", 0 0, v0x9ed7460_0;
v0x9ed6af0 .array "memory", 31 0, 255 0;
v0x9ed6b68_0 .alias "write_i", 0 0, v0x9ed7588_0;
L_0x9ee1a68 .array/port v0x9ed6af0, L_0x9ee0ca8;
L_0x9ee1bc0 .functor MUXZ 256, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, L_0x9ee1a68, L_0x9ee0e20, C4<>;
S_0x9e9d5e0 .scope module, "Data_Memory" "Data_Memory" 2 36, 27 1, S_0x9ea10e8;
 .timescale 0 0;
P_0x9ea7dbc .param/l "STATE_ACK" 27 34, C4<010>;
P_0x9ea7dd0 .param/l "STATE_FINISH" 27 35, C4<011>;
P_0x9ea7de4 .param/l "STATE_IDLE" 27 32, C4<000>;
P_0x9ea7df8 .param/l "STATE_WAIT" 27 33, C4<001>;
v0x9e99430_0 .net *"_s2", 31 0, L_0x9ee1d90; 1 drivers
v0x9ed5d60_0 .net *"_s4", 26 0, L_0x9ee1d18; 1 drivers
v0x9ed5dc0_0 .net *"_s6", 4 0, C4<00000>; 1 drivers
v0x9ed5e20_0 .var "ack", 0 0;
v0x9ed5e88_0 .alias "ack_o", 0 0, v0x9edf0f8_0;
v0x9ed5ee8_0 .net "addr", 26 0, L_0x9ee1e50; 1 drivers
v0x9ed5f68_0 .alias "addr_i", 31 0, v0x9edee90_0;
v0x9ed5fc8_0 .alias "clk_i", 0 0, v0x9ede098_0;
v0x9ed6050_0 .var "count", 3 0;
v0x9ed60b0_0 .var "data", 255 0;
v0x9ed6140_0 .alias "data_i", 255 0, v0x9edeee0_0;
v0x9ed61a0_0 .alias "data_o", 255 0, v0x9edf148_0;
v0x9ed6238_0 .alias "enable_i", 0 0, v0x9edef30_0;
v0x9ed6298 .array "memory", 511 0, 255 0;
v0x9ed6328_0 .var "ok", 0 0;
v0x9ed6388_0 .alias "rst_i", 0 0, v0x9edeb70_0;
v0x9ed6430_0 .var "state", 1 0;
v0x9ed6490_0 .alias "write_i", 0 0, v0x9edef80_0;
E_0x9e657c8 .event posedge, v0x9ed5fc8_0;
E_0x9e99f10/0 .event negedge, v0x9ed6388_0;
E_0x9e99f10/1 .event posedge, v0x9ed5fc8_0;
E_0x9e99f10 .event/or E_0x9e99f10/0, E_0x9e99f10/1;
L_0x9ee1d18 .part L_0x9ee12b8, 5, 27;
L_0x9ee1d90 .concat [ 27 5 0 0], L_0x9ee1d18, C4<00000>;
L_0x9ee1e50 .part L_0x9ee1d90, 0, 27;
    .scope S_0x9edd0f0;
T_0 ;
    %wait E_0x9edc858;
    %set/v v0x9edd180_0, 0, 1;
    %set/v v0x9edd2c8_0, 0, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0x9edd1f0_0, 6;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 6;
T_0.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.2 ;
    %movi 8, 129, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %movi 8, 138, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %movi 8, 140, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %movi 8, 236, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %movi 8, 28, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %movi 8, 12, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edd180_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9edd278_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edd2c8_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x9edc9a0;
T_1 ;
    %wait E_0x9edca20;
    %load/v 8, v0x9edca40_0, 26;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 38, v0x9edca40_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %mov 38, 2, 1;
T_1.1 ;
    %mov 36, 38, 1; Move signal select into place
    %mov 37, 36, 1; Repetition 2
    %mov 34, 36, 2;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x9edcab0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x9edc768;
T_2 ;
    %wait E_0x9edc7e8;
    %load/v 8, v0x9edc938_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x9edc878_0, 32;
    %set/v v0x9edc8c8_0, 8, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x9edc808_0, 32;
    %set/v v0x9edc8c8_0, 8, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x9edc550;
T_3 ;
    %wait E_0x9edc5d0;
    %load/v 8, v0x9edc700_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x9edc640_0, 32;
    %set/v v0x9edc690_0, 8, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x9edc5f0_0, 32;
    %set/v v0x9edc690_0, 8, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x9edc318;
T_4 ;
    %wait E_0x9edc398;
    %load/v 8, v0x9edc4c8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x9edc408_0, 5;
    %set/v v0x9edc458_0, 8, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x9edc3b8_0, 5;
    %set/v v0x9edc458_0, 8, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x9edc0e0;
T_5 ;
    %wait E_0x9edc160;
    %load/v 8, v0x9edc290_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x9edc1d0_0, 32;
    %set/v v0x9edc220_0, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x9edc180_0, 32;
    %set/v v0x9edc220_0, 8, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x9edbea8;
T_6 ;
    %wait E_0x9edbf28;
    %load/v 8, v0x9edc078_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x9edbfb8_0, 32;
    %set/v v0x9edc028_0, 8, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x9edbf48_0, 32;
    %set/v v0x9edc028_0, 8, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x9edbba0;
T_7 ;
    %wait E_0x9edbc20;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x9edbe38_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x9edbd18_0, 32;
    %set/v v0x9edbdd0_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x9edbe38_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0x9edbcc8_0, 32;
    %set/v v0x9edbdd0_0, 8, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v0x9edbc58_0, 32;
    %set/v v0x9edbdd0_0, 8, 32;
T_7.5 ;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x9edb8c0;
T_8 ;
    %wait E_0x9edb940;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v0x9edbb30_0, 1;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 1;
T_8.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x9edba58_0, 32;
    %set/v v0x9edbaa8_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x9edbb30_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0x9edb9e8_0, 32;
    %set/v v0x9edbaa8_0, 8, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x9edb978_0, 32;
    %set/v v0x9edbaa8_0, 8, 32;
T_8.5 ;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x9edb668;
T_9 ;
    %wait E_0x9edb6e8;
    %load/v 8, v0x9edb838_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x9edb778_0, 8;
    %set/v v0x9edb7d8_0, 8, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x9edb708_0, 8;
    %set/v v0x9edb7d8_0, 8, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x9edb1a8;
T_10 ;
    %wait E_0x9edb228;
    %load/v 8, v0x9edb268_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/v 8, v0x9edb2e8_0, 32;
    %load/v 40, v0x9edb338_0, 32;
    %and 8, 40, 32;
    %set/v v0x9edb408_0, 8, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/v 8, v0x9edb2e8_0, 32;
    %load/v 40, v0x9edb338_0, 32;
    %or 8, 40, 32;
    %set/v v0x9edb408_0, 8, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/v 8, v0x9edb2e8_0, 32;
    %load/v 40, v0x9edb338_0, 32;
    %add 8, 40, 32;
    %set/v v0x9edb408_0, 8, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/v 8, v0x9edb2e8_0, 32;
    %load/v 40, v0x9edb338_0, 32;
    %sub 8, 40, 32;
    %set/v v0x9edb408_0, 8, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/v 8, v0x9edb2e8_0, 32;
    %load/v 40, v0x9edb338_0, 32;
    %mul 8, 40, 32;
    %set/v v0x9edb408_0, 8, 32;
    %jmp T_10.6;
T_10.5 ;
    %set/v v0x9edb408_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x9edaf88;
T_11 ;
    %wait E_0x9edb008;
    %load/v 8, v0x9edb098_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0x9edb158_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.9, 6;
    %movi 8, 4, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.11;
T_11.5 ;
    %movi 8, 2, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.11;
T_11.6 ;
    %movi 8, 6, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.11;
T_11.7 ;
    %set/v v0x9edb108_0, 1, 3;
    %jmp T_11.11;
T_11.8 ;
    %set/v v0x9edb108_0, 0, 3;
    %jmp T_11.11;
T_11.9 ;
    %movi 8, 1, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.11;
T_11.11 ;
    %jmp T_11.4;
T_11.1 ;
    %movi 8, 1, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.4;
T_11.2 ;
    %movi 8, 6, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.4;
T_11.3 ;
    %movi 8, 2, 3;
    %set/v v0x9edb108_0, 8, 3;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x9edac68;
T_12 ;
    %wait E_0x9edab88;
    %load/v 8, v0x9edad08_0, 1;
    %load/v 9, v0x9edad78_0, 5;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 14, v0x9edaef8_0, 5;
    %jmp T_12.1;
T_12.0 ;
    %mov 14, 2, 5;
T_12.1 ;
; Save base=14 wid=5 in lookaside.
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x9edad78_0, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 15, v0x9edaef8_0, 5;
    %jmp T_12.3;
T_12.2 ;
    %mov 15, 2, 5;
T_12.3 ;
; Save base=15 wid=5 in lookaside.
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edaea8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edade8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edae58_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edaea8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edade8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9edae58_0, 0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x9eda948;
T_13 ;
    %wait E_0x9ed91c0;
    %load/v 8, v0x9edaae8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v0x9eda9d8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9edaa38_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9edabc8_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x9edac18_0, 1;
    %load/v 9, v0x9eda7b8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x9eda7b8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/v 8, v0x9eda9d8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9edaa38_0, 0, 8;
    %load/v 8, v0x9edab38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9edabc8_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x9ed9e48;
T_14 ;
    %wait E_0x9ed91c0;
    %load/v 8, v0x9eda828_0, 1;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x9eda408_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9eda458_0, 0, 8;
    %load/v 8, v0x9eda5d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9eda670_0, 0, 8;
    %load/v 8, v0x9eda4b8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9eda560_0, 0, 8;
    %load/v 8, v0x9eda6c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9eda620_0, 0, 8;
    %load/v 8, v0x9eda768_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9eda710_0, 0, 8;
    %load/v 8, v0x9ed9f78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed9fc8_0, 0, 8;
    %load/v 8, v0x9eda018_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9eda088_0, 0, 8;
    %load/v 8, v0x9eda310_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9eda398_0, 0, 8;
    %load/v 8, v0x9eda260_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9eda2c0_0, 0, 8;
    %load/v 8, v0x9ed87f8_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9eda0f8_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v0x9ed87f8_0, 2;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 2;
T_14.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed9ec8_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0x9ed87f8_0, 1;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 1;
T_14.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed9f18_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x9ed98a0;
T_15 ;
    %wait E_0x9ed91c0;
    %load/v 8, v0x9ed9df8_0, 1;
    %jmp/0xz  T_15.0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x9ed9b08_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed9b58_0, 0, 8;
    %load/v 8, v0x9ed9920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed9980_0, 0, 8;
    %load/v 8, v0x9ed9d20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed9d70_0, 0, 8;
    %load/v 8, v0x9ed9c18_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9ed9c68_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0x9ed9a08_0, 1;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 1;
T_15.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed9a68_0, 0, 8;
    %load/v 8, v0x9ed9a08_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed9ab8_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x9ed93b0;
T_16 ;
    %wait E_0x9ed91c0;
    %load/v 8, v0x9ed97e8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x9ed9530_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed9590_0, 0, 8;
    %load/v 8, v0x9ed9450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed94d0_0, 0, 8;
    %load/v 8, v0x9ed9630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed96c0_0, 0, 8;
    %load/v 8, v0x9ed9710_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9ed9760_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9ed8ee0;
T_17 ;
    %wait E_0x9ed8f60;
    %set/v v0x9ed92c0_0, 0, 2;
    %set/v v0x9ed9320_0, 0, 2;
    %load/v 8, v0x9ed9000_0, 1;
    %load/v 9, v0x9ed8fa0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x9ed8fa0_0, 5;
    %load/v 13, v0x9ed9110_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.2, 4;
    %movi 8, 2, 2;
    %set/v v0x9ed92c0_0, 8, 2;
T_17.2 ;
    %load/v 8, v0x9ed8fa0_0, 5;
    %load/v 13, v0x9ed9170_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.4, 4;
    %movi 8, 2, 2;
    %set/v v0x9ed9320_0, 8, 2;
T_17.4 ;
T_17.0 ;
    %load/v 8, v0x9ed9260_0, 1;
    %load/v 9, v0x9ed91f0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %load/v 8, v0x9ed91f0_0, 5;
    %load/v 13, v0x9ed9110_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.8, 4;
    %movi 8, 1, 2;
    %set/v v0x9ed92c0_0, 8, 2;
T_17.8 ;
    %load/v 8, v0x9ed91f0_0, 5;
    %load/v 13, v0x9ed9170_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.10, 4;
    %movi 8, 1, 2;
    %set/v v0x9ed9320_0, 8, 2;
T_17.10 ;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x9ed8b80;
T_18 ;
    %wait E_0x9ed8c00;
    %load/v 8, v0x9ed8dd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed8d60_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x9ed8e20_0, 1;
    %jmp/0xz  T_18.2, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x9ed8e90_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x9ed8ca0_0, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v0x9ed8d00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed8d60_0, 0, 8;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ed8d60_0, 0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x9ed8458;
T_19 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9ed86b8_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x9ed8528_0, 32;
    %ix/getv 3, v0x9ed84d8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9ed8860, 0, 8;
t_0 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x9ed6bc8;
T_20 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9ed6e58_0, 1;
    %load/v 9, v0x9ed6f40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x9ed6db8_0, 24;
    %ix/getv 3, v0x9ed6d18_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9ed6ec8, 0, 8;
t_1 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x9ed67b0;
T_21 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9ed6a90_0, 1;
    %load/v 9, v0x9ed6b68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x9ed69d0_0, 256;
    %ix/getv 3, v0x9ed6900_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9ed6af0, 0, 8;
t_2 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x9ed65b0;
T_22 ;
    %wait E_0x9ed6780;
    %load/v 8, v0x9ed7748_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x9ed7e08_0, 5;
    %mov 13, 0, 252;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 257;
    %muli 8, 32, 257;
    %addi 8, 31, 257;
    %set/v v0x9ed7798_0, 8, 256;
T_22.2 ;
    %load/v 8, v0x9ed7798_0, 256;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 251;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  264, 256;
    %muli 264, 32, 256;
    %cmp/u 8, 264, 256;
    %jmp/0xz T_22.3, 5;
    %ix/getv 1, v0x9ed7798_0;
    %jmp/1 T_22.4, 4;
    %load/x1p 8, v0x9ed7fe0_0, 1;
    %jmp T_22.5;
T_22.4 ;
    %mov 8, 2, 1;
T_22.5 ;
; Save base=8 wid=1 in lookaside.
    %movi 9, 31, 256;
    %load/v 265, v0x9ed7798_0, 256;
    %load/v 521, v0x9ed7e08_0, 5;
    %movi 526, 0, 251;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  521, 256;
    %muli 521, 32, 256;
    %sub 265, 521, 256;
    %subi 265, 31, 256;
    %sub 9, 265, 256;
    %ix/get 1, 9, 256;
    %jmp/1 t_3, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x9ed7c50_0, 0, 8;
t_3 ;
    %load/v 8, v0x9ed7798_0, 256;
    %subi 8, 1, 256;
    %set/v v0x9ed7798_0, 8, 256;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %set/v v0x9ed7c50_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x9ed65b0;
T_23 ;
    %wait E_0x9ed5f38;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 0, 6;
    %mov 264, 4, 1;
    %jmp/0  T_23.0, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.2, 264;
T_23.0 ; End of true expr.
    %load/v 297, v0x9ed7fe0_0, 32; Only need 32 of 256 bits
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.1, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.2;
T_23.1 ;
    %mov 265, 297, 32; Return false value
T_23.2 ;
    %mov 8, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 4, 6;
    %mov 264, 4, 1;
    %jmp/0  T_23.3, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.5, 264;
T_23.3 ; End of true expr.
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.6, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.7;
T_23.6 ;
    %mov 297, 2, 32;
T_23.7 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.4, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.5;
T_23.4 ;
    %mov 265, 297, 32; Return false value
T_23.5 ;
    %mov 40, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 8, 6;
    %mov 264, 4, 1;
    %jmp/0  T_23.8, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.10, 264;
T_23.8 ; End of true expr.
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.11, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.12;
T_23.11 ;
    %mov 297, 2, 32;
T_23.12 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.9, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.10;
T_23.9 ;
    %mov 265, 297, 32; Return false value
T_23.10 ;
    %mov 72, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 12, 6;
    %mov 264, 4, 1;
    %jmp/0  T_23.13, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.15, 264;
T_23.13 ; End of true expr.
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.16, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.17;
T_23.16 ;
    %mov 297, 2, 32;
T_23.17 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.14, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.15;
T_23.14 ;
    %mov 265, 297, 32; Return false value
T_23.15 ;
    %mov 104, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 16, 7;
    %mov 264, 4, 1;
    %jmp/0  T_23.18, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.20, 264;
T_23.18 ; End of true expr.
    %ix/load 1, 128, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.21, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.22;
T_23.21 ;
    %mov 297, 2, 32;
T_23.22 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.19, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.20;
T_23.19 ;
    %mov 265, 297, 32; Return false value
T_23.20 ;
    %mov 136, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 20, 7;
    %mov 264, 4, 1;
    %jmp/0  T_23.23, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.25, 264;
T_23.23 ; End of true expr.
    %ix/load 1, 160, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.26, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.27;
T_23.26 ;
    %mov 297, 2, 32;
T_23.27 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.24, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.25;
T_23.24 ;
    %mov 265, 297, 32; Return false value
T_23.25 ;
    %mov 168, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 24, 7;
    %mov 264, 4, 1;
    %jmp/0  T_23.28, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.30, 264;
T_23.28 ; End of true expr.
    %ix/load 1, 192, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.31, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.32;
T_23.31 ;
    %mov 297, 2, 32;
T_23.32 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.29, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.30;
T_23.29 ;
    %mov 265, 297, 32; Return false value
T_23.30 ;
    %mov 200, 265, 32;
    %load/v 264, v0x9ed7e08_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 28, 7;
    %mov 264, 4, 1;
    %jmp/0  T_23.33, 264;
    %load/v 265, v0x9ed7bd0_0, 32;
    %jmp/1  T_23.35, 264;
T_23.33 ; End of true expr.
    %ix/load 1, 224, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.36, 4;
    %load/x1p 297, v0x9ed7fe0_0, 32;
    %jmp T_23.37;
T_23.36 ;
    %mov 297, 2, 32;
T_23.37 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_23.34, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_23.35;
T_23.34 ;
    %mov 265, 297, 32; Return false value
T_23.35 ;
    %mov 232, 265, 32;
    %set/v v0x9ed8338_0, 8, 256;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x9ed65b0;
T_24 ;
    %wait E_0x9e99f10;
    %load/v 8, v0x9ed7f40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed79a8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7658_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed8228_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x9ed82e8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_24.5, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %load/v 8, v0x9ed7d78_0, 1;
    %load/v 9, v0x9ed7748_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.8, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
    %jmp T_24.9;
T_24.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 0;
T_24.9 ;
    %jmp T_24.7;
T_24.3 ;
    %load/v 8, v0x9ed81d8_0, 1;
    %jmp/0xz  T_24.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed79a8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed8228_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
    %jmp T_24.11;
T_24.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed79a8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed8228_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
T_24.11 ;
    %jmp T_24.7;
T_24.4 ;
    %load/v 8, v0x9ed76f8_0, 1;
    %jmp/0xz  T_24.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed79a8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7658_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
    %jmp T_24.13;
T_24.12 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
T_24.13 ;
    %jmp T_24.7;
T_24.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7658_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/v 8, v0x9ed76f8_0, 1;
    %jmp/0xz  T_24.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed8228_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed7940_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
    %jmp T_24.15;
T_24.14 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9ed82e8_0, 0, 8;
T_24.15 ;
    %jmp T_24.7;
T_24.7 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x9e9d5e0;
T_25 ;
    %wait E_0x9e99f10;
    %load/v 8, v0x9ed6388_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9ed6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed6328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed5e20_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x9ed6430_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_25.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_25.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_25.5, 6;
    %jmp T_25.6;
T_25.2 ;
    %load/v 8, v0x9ed6238_0, 1;
    %jmp/0xz  T_25.7, 8;
    %load/v 8, v0x9ed6050_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9ed6050_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 8;
    %jmp T_25.8;
T_25.7 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 0;
T_25.8 ;
    %jmp T_25.6;
T_25.3 ;
    %load/v 8, v0x9ed6050_0, 4;
    %cmpi/u 8, 6, 4;
    %jmp/0xz  T_25.9, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed6328_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 8;
    %jmp T_25.10;
T_25.9 ;
    %load/v 8, v0x9ed6050_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9ed6050_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 8;
T_25.10 ;
    %jmp T_25.6;
T_25.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9ed6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed6328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed5e20_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 8;
    %jmp T_25.6;
T_25.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9ed5e20_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9ed6430_0, 0, 0;
    %jmp T_25.6;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x9e9d5e0;
T_26 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9ed6328_0, 1;
    %load/v 9, v0x9ed6490_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/getv 3, v0x9ed5ee8_0;
    %load/av 8, v0x9ed6298, 256;
    %set/v v0x9ed60b0_0, 8, 256;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x9e9d5e0;
T_27 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9ed6328_0, 1;
    %load/v 9, v0x9ed6490_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x9ed6140_0, 256;
    %ix/getv 3, v0x9ed5ee8_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9ed6298, 0, 8;
t_4 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x9ea10e8;
T_28 ;
    %delay 25, 0;
    %load/v 8, v0x9edec98_0, 1;
    %inv 8, 1;
    %set/v v0x9edec98_0, 8, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x9ea10e8;
T_29 ;
    %movi 8, 1, 32;
    %set/v v0x9edee40_0, 8, 32;
    %set/v v0x9edf020_0, 0, 32;
T_29.0 ;
    %load/v 8, v0x9edf020_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 3, v0x9edf020_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed8b30, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9edf020_0, 32;
    %set/v v0x9edf020_0, 8, 32;
    %jmp T_29.0;
T_29.1 ;
    %set/v v0x9edf020_0, 0, 32;
T_29.2 ;
    %load/v 8, v0x9edf020_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_29.3, 5;
    %ix/getv/s 3, v0x9edf020_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed6298, 0, 256;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9edf020_0, 32;
    %set/v v0x9edf020_0, 8, 32;
    %jmp T_29.2;
T_29.3 ;
    %set/v v0x9edf020_0, 0, 32;
T_29.4 ;
    %load/v 8, v0x9edf020_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.5, 5;
    %ix/getv/s 3, v0x9edf020_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed6ec8, 0, 24;
t_7 ;
    %ix/getv/s 3, v0x9edf020_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed6af0, 0, 256;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9edf020_0, 32;
    %set/v v0x9edf020_0, 8, 32;
    %jmp T_29.4;
T_29.5 ;
    %set/v v0x9edf020_0, 0, 32;
T_29.6 ;
    %load/v 8, v0x9edf020_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.7, 5;
    %ix/getv/s 3, v0x9edf020_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed8860, 0, 32;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9edf020_0, 32;
    %set/v v0x9edf020_0, 8, 32;
    %jmp T_29.6;
T_29.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x9ed8b30;
    %vpi_func 2 76 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x9edf198_0, 8, 32;
    %vpi_func 2 77 "$fopen", 8, 32, "cache.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x9edf1e8_0, 8, 32;
    %movi 8, 5, 256;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x9ed6298, 8, 256;
    %set/v v0x9edec98_0, 0, 1;
    %set/v v0x9edece8_0, 0, 1;
    %set/v v0x9ededa0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x9edece8_0, 1, 1;
    %set/v v0x9ededa0_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_0x9ea10e8;
T_30 ;
    %wait E_0x9e657c8;
    %load/v 8, v0x9edee40_0, 32;
    %cmpi/u 8, 150, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 96 "$fdisplay", v0x9edf198_0, "Flush Cache! \012";
    %set/v v0x9edf020_0, 0, 32;
T_30.2 ;
    %load/v 8, v0x9edf020_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_30.3, 5;
    %ix/getv/s 3, v0x9edf020_0;
    %load/av 8, v0x9ed6ec8, 24;
    %set/v v0x9edf280_0, 8, 24;
    %load/v 8, v0x9edf020_0, 32;
    %set/v v0x9edf070_0, 8, 5;
    %load/v 8, v0x9edf070_0, 5;
    %load/v 13, v0x9edf280_0, 22; Select 22 out of 24 bits
    %set/v v0x9ededf0_0, 8, 27;
    %ix/getv/s 3, v0x9edf020_0;
    %load/av 8, v0x9ed6af0, 256;
    %ix/getv 3, v0x9ededf0_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ed6298, 8, 256;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9edf020_0, 32;
    %set/v v0x9edf020_0, 8, 32;
    %jmp T_30.2;
T_30.3 ;
T_30.0 ;
    %movi 8, 150, 32;
    %load/v 40, v0x9edee40_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_30.4, 5;
    %vpi_call 2 105 "$stop";
T_30.4 ;
    %vpi_call 2 108 "$fdisplay", v0x9edf198_0, "cycle = %d, Start = %b", v0x9edee40_0, v0x9ededa0_0;
    %vpi_call 2 110 "$fdisplay", v0x9edf198_0, "PC = %d", v0x9ed8d60_0;
    %vpi_call 2 113 "$fdisplay", v0x9edf198_0, "Registers";
    %vpi_call 2 114 "$fdisplay", v0x9edf198_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x9ed8860, 0>, &A<v0x9ed8860, 8>, &A<v0x9ed8860, 16>, &A<v0x9ed8860, 24>;
    %vpi_call 2 115 "$fdisplay", v0x9edf198_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x9ed8860, 1>, &A<v0x9ed8860, 9>, &A<v0x9ed8860, 17>, &A<v0x9ed8860, 25>;
    %vpi_call 2 116 "$fdisplay", v0x9edf198_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x9ed8860, 2>, &A<v0x9ed8860, 10>, &A<v0x9ed8860, 18>, &A<v0x9ed8860, 26>;
    %vpi_call 2 117 "$fdisplay", v0x9edf198_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x9ed8860, 3>, &A<v0x9ed8860, 11>, &A<v0x9ed8860, 19>, &A<v0x9ed8860, 27>;
    %vpi_call 2 118 "$fdisplay", v0x9edf198_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x9ed8860, 4>, &A<v0x9ed8860, 12>, &A<v0x9ed8860, 20>, &A<v0x9ed8860, 28>;
    %vpi_call 2 119 "$fdisplay", v0x9edf198_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x9ed8860, 5>, &A<v0x9ed8860, 13>, &A<v0x9ed8860, 21>, &A<v0x9ed8860, 29>;
    %vpi_call 2 120 "$fdisplay", v0x9edf198_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x9ed8860, 6>, &A<v0x9ed8860, 14>, &A<v0x9ed8860, 22>, &A<v0x9ed8860, 30>;
    %vpi_call 2 121 "$fdisplay", v0x9edf198_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x9ed8860, 7>, &A<v0x9ed8860, 15>, &A<v0x9ed8860, 23>, &A<v0x9ed8860, 31>;
    %vpi_call 2 124 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0000 = %h", &A<v0x9ed6298, 0>;
    %vpi_call 2 125 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0020 = %h", &A<v0x9ed6298, 1>;
    %vpi_call 2 126 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0040 = %h", &A<v0x9ed6298, 2>;
    %vpi_call 2 127 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0060 = %h", &A<v0x9ed6298, 3>;
    %vpi_call 2 128 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0080 = %h", &A<v0x9ed6298, 4>;
    %vpi_call 2 129 "$fdisplay", v0x9edf198_0, "Data Memory: 0x00A0 = %h", &A<v0x9ed6298, 5>;
    %vpi_call 2 130 "$fdisplay", v0x9edf198_0, "Data Memory: 0x00C0 = %h", &A<v0x9ed6298, 6>;
    %vpi_call 2 131 "$fdisplay", v0x9edf198_0, "Data Memory: 0x00E0 = %h", &A<v0x9ed6298, 7>;
    %vpi_call 2 132 "$fdisplay", v0x9edf198_0, "Data Memory: 0x0400 = %h", &A<v0x9ed6298, 32>;
    %vpi_call 2 134 "$fdisplay", v0x9edf198_0, "\012";
    %load/v 8, v0x9ed7ef0_0, 1;
    %load/v 9, v0x9ed82e8_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.6, 8;
    %load/v 8, v0x9ed81d8_0, 1;
    %jmp/0xz  T_30.8, 8;
    %load/v 8, v0x9ed7b80_0, 1;
    %jmp/0xz  T_30.10, 8;
    %vpi_call 2 140 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7bd0_0;
    %jmp T_30.11;
T_30.10 ;
    %load/v 8, v0x9ed7a48_0, 1;
    %jmp/0xz  T_30.12, 8;
    %vpi_call 2 142 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7d28_0;
T_30.12 ;
T_30.11 ;
    %jmp T_30.9;
T_30.8 ;
    %load/v 8, v0x9ed7b80_0, 1;
    %jmp/0xz  T_30.14, 8;
    %vpi_call 2 146 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7bd0_0;
    %jmp T_30.15;
T_30.14 ;
    %load/v 8, v0x9ed7a48_0, 1;
    %jmp/0xz  T_30.16, 8;
    %vpi_call 2 148 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7d28_0;
T_30.16 ;
T_30.15 ;
T_30.9 ;
    %set/v v0x9edefd0_0, 1, 1;
    %jmp T_30.7;
T_30.6 ;
    %load/v 8, v0x9ed7ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.18, 8;
    %load/v 8, v0x9edefd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.20, 8;
    %load/v 8, v0x9ed7b80_0, 1;
    %jmp/0xz  T_30.22, 8;
    %vpi_call 2 155 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7bd0_0;
    %jmp T_30.23;
T_30.22 ;
    %load/v 8, v0x9ed7a48_0, 1;
    %jmp/0xz  T_30.24, 8;
    %vpi_call 2 157 "$fdisplay", v0x9edf1e8_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x9edee40_0, v0x9ed7b08_0, v0x9ed7d28_0;
T_30.24 ;
T_30.23 ;
T_30.20 ;
    %set/v v0x9edefd0_0, 0, 1;
T_30.18 ;
T_30.7 ;
    %load/v 8, v0x9edee40_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x9edee40_0, 8, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "shiftLeft2_32.v";
    "shiftLeft2_26.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "Sign_Extend.v";
    "ALU.v";
    "ALU_Control.v";
    "HazardDetection.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "ForwardingUnit.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "dcache_top.v";
    "dcache_tag_sram.v";
    "dcache_data_sram.v";
    "Data_Memory.v";
