Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
Extracting design(INC): i2c_master_top 
Information: coupling capacitance is lumped to ground. (NEX-030)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 50
        -report_by design
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 01:01:17 2024
****************************************

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U34/Q (AO222X1)   0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U26/Q (AO222X1)   0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U4/Q (AO222X1)    0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U6/Q (AO222X1)    0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U28/Q (AO222X1)   0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U16/Q (AO222X1)   0.16      3.35 r
  byte_controller/bit_controller/cnt_reg_9_/D (DFFARX1)
                                                   0.00      3.35 r
  data arrival time                                          3.35

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_9_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.35
  ------------------------------------------------------------------------
  slack (MET)                                               16.28



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U22/Q (AO222X1)   0.16      3.34 r
  byte_controller/bit_controller/cnt_reg_6_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_6_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U8/Q (AO222X1)    0.16      3.34 r
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U10/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U20/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U32/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U14/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_10_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_10_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U12/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U24/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U30/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U43/QN (NAND4X0)
                                                   0.33      2.58 r
  byte_controller/bit_controller/U49/QN (NOR2X0)   0.32      2.90 f
  byte_controller/bit_controller/U27/QN (NOR2X0)   0.29      3.19 r
  byte_controller/bit_controller/U18/Q (AO222X1)   0.15      3.34 r
  byte_controller/bit_controller/cnt_reg_8_/D (DFFARX1)
                                                   0.00      3.34 r
  data arrival time                                          3.34

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/cnt_reg_8_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -3.34
  ------------------------------------------------------------------------
  slack (MET)                                               16.29



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.79 f
  byte_controller/bit_controller/U13/ZN (INVX0)    0.04      2.83 r
  byte_controller/bit_controller/U42/QN (NAND4X0)
                                                   0.06      2.89 f
  byte_controller/bit_controller/U41/QN (OAI21X1)
                                                   0.11      3.00 r
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)
                                                   0.00      3.00 r
  data arrival time                                          3.00

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -3.00
  ------------------------------------------------------------------------
  slack (MET)                                               16.64



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.79 f
  byte_controller/bit_controller/U64/Q (OR4X1)     0.09      2.88 f
  byte_controller/bit_controller/U63/QN (OAI21X1)
                                                   0.09      2.97 r
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)
                                                   0.00      2.97 r
  data arrival time                                          2.97

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.97
  ------------------------------------------------------------------------
  slack (MET)                                               16.67



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U65/QN (NAND3X0)
                                                   0.07      2.79 f
  byte_controller/bit_controller/U13/ZN (INVX0)    0.04      2.83 r
  byte_controller/bit_controller/U55/Q (AND2X1)    0.06      2.89 r
  byte_controller/bit_controller/U54/Q (AO22X1)    0.06      2.96 r
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)
                                                   0.00      2.96 r
  data arrival time                                          2.96

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.96
  ------------------------------------------------------------------------
  slack (MET)                                               16.68



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U69/Q (AO221X1)                                  0.12      2.86 r
  prer_reg_12_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_12_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.76



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U71/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_14_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_14_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.76



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U76/Q (AO22X1)                                   0.11      2.87 r
  txr_reg_3_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_3_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.76



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U66/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_9_/D (DFFASX1)                          0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_9_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.76



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U67/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_10_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_10_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U68/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_11_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_11_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U75/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_2_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_2_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U70/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_13_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_13_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U65/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_8_/D (DFFASX1)                          0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_8_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U73/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_0_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_0_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U74/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_1_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_1_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U119/QN (NOR2X0)                                 0.18      2.61 f
  U117/ZN (INVX0)                                  0.14      2.75 r
  U72/Q (AO221X1)                                  0.11      2.86 r
  prer_reg_15_/D (DFFASX1)                         0.00      2.86 r
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_15_/CLK (DFFASX1)                       0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U78/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_5_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_5_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U80/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_7_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_7_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U77/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_4_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_4_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 f
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 r
  U82/QN (NAND3X0)                                 0.15      2.40 f
  U122/ZN (INVX0)                                  0.09      2.49 r
  U126/QN (AOI21X1)                                0.14      2.64 f
  U121/QN (NOR2X0)                                 0.12      2.76 r
  U79/Q (AO22X1)                                   0.10      2.87 r
  txr_reg_6_/D (DFFARX1)                           0.00      2.87 r
  data arrival time                                          2.87

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  txr_reg_6_/CLK (DFFARX1)                         0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.06     19.64
  data required time                                        19.64
  ------------------------------------------------------------------------
  data required time                                        19.64
  data arrival time                                         -2.87
  ------------------------------------------------------------------------
  slack (MET)                                               16.77



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U59/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_2_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_2_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U62/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_5_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_5_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U58/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_1_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_1_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U61/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_4_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_4_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U64/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_7_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_7_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U57/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_0_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_0_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U63/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_6_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_6_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U118/QN (NOR2X0)                                 0.17      2.60 f
  U116/ZN (INVX0)                                  0.12      2.72 r
  U60/Q (AO221X1)                                  0.11      2.83 r
  prer_reg_3_/D (DFFASX1)                          0.00      2.83 r
  data arrival time                                          2.83

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  prer_reg_3_/CLK (DFFASX1)                        0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.08     19.62
  data required time                                        19.62
  ------------------------------------------------------------------------
  data required time                                        19.62
  data arrival time                                         -2.83
  ------------------------------------------------------------------------
  slack (MET)                                               16.79



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U122/ZN (INVX0)                                  0.10      2.53 f
  U48/QN (NAND3X0)                                 0.06      2.59 r
  U44/Q (AND3X1)                                   0.10      2.69 r
  U123/QN (NOR2X0)                                 0.08      2.77 f
  U43/Q (AO22X1)                                   0.09      2.86 f
  cr_reg_4_/D (DFFARX1)                            0.00      2.86 f
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_4_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U122/ZN (INVX0)                                  0.10      2.53 f
  U48/QN (NAND3X0)                                 0.06      2.59 r
  U44/Q (AND3X1)                                   0.10      2.69 r
  U123/QN (NOR2X0)                                 0.08      2.77 f
  U40/Q (AO22X1)                                   0.09      2.86 f
  cr_reg_7_/D (DFFARX1)                            0.00      2.86 f
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_7_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U122/ZN (INVX0)                                  0.10      2.53 f
  U48/QN (NAND3X0)                                 0.06      2.59 r
  U44/Q (AND3X1)                                   0.10      2.69 r
  U123/QN (NOR2X0)                                 0.08      2.77 f
  U42/Q (AO22X1)                                   0.09      2.86 f
  cr_reg_5_/D (DFFARX1)                            0.00      2.86 f
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_5_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.80



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  U82/QN (NAND3X0)                                 0.18      2.43 r
  U122/ZN (INVX0)                                  0.10      2.53 f
  U48/QN (NAND3X0)                                 0.06      2.59 r
  U44/Q (AND3X1)                                   0.10      2.69 r
  U123/QN (NOR2X0)                                 0.08      2.77 f
  U41/Q (AO22X1)                                   0.09      2.86 f
  cr_reg_6_/D (DFFARX1)                            0.00      2.86 f
  data arrival time                                          2.86

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  cr_reg_6_/CLK (DFFARX1)                          0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.03     19.67
  data required time                                        19.67
  ------------------------------------------------------------------------
  data required time                                        19.67
  data arrival time                                         -2.86
  ------------------------------------------------------------------------
  slack (MET)                                               16.81



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U61/Q (AO22X1)    0.10      2.82 r
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)
                                                   0.00      2.82 r
  data arrival time                                          2.82

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.82
  ------------------------------------------------------------------------
  slack (MET)                                               16.81



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U60/Q (AO22X1)    0.10      2.82 r
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)
                                                   0.00      2.82 r
  data arrival time                                          2.82

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.82
  ------------------------------------------------------------------------
  slack (MET)                                               16.81



  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                             2.00      2.00

  wb_rst_i (in)                                    0.00      2.00 r
  HFSINV_242_3/ZN (INVX0)                          0.25      2.25 f
  byte_controller/bit_controller/U68/QN (NAND2X1)
                                                   0.09      2.34 r
  byte_controller/bit_controller/U33/ZN (INVX0)    0.08      2.43 f
  byte_controller/bit_controller/U57/QN (NAND2X1)
                                                   0.09      2.52 r
  byte_controller/bit_controller/U35/QN (NAND2X1)
                                                   0.06      2.58 f
  byte_controller/bit_controller/U9/ZN (INVX0)     0.14      2.72 r
  byte_controller/bit_controller/U59/Q (AO22X1)    0.10      2.82 r
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)
                                                   0.00      2.82 r
  data arrival time                                          2.82

  clock clk (rise edge)                           20.00     20.00
  clock network delay (ideal)                      0.00     20.00
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)
                                                   0.00     20.00 r
  clock uncertainty                               -0.30     19.70
  library setup time                              -0.07     19.63
  data required time                                        19.63
  ------------------------------------------------------------------------
  data required time                                        19.63
  data arrival time                                         -2.82
  ------------------------------------------------------------------------
  slack (MET)                                               16.81


1
