module regContoller(clk, controlSignal, dataIn, dataOut);
input clk, controlSignal;
input [7:0] dataIn;
output reg [7:0] dataOut;


endmodule