

================================================================
== Vivado HLS Report for 'exp_generic_decimal16_s'
================================================================
* Date:           Mon Oct 12 02:41:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       restype
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.901 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.100 us | 0.100 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.90>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_read = call half @_ssdm_op_Read.ap_auto.half(half %x) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast half %x_read to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:632->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 13 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:636->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 14 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 10, i32 14)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:637->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 15 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i16 %p_Val2_s to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:638->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 16 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.36ns)   --->   "%icmp_ln833 = icmp eq i5 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 17 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln837 = icmp ne i10 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 18 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 19 'and' 'and_ln209' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln833_1 = icmp eq i10 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 20 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 21 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i5 %tmp_V to i6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:659->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 22 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.78ns)   --->   "%m_exp = add i6 -15, %zext_ln659" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:659->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 23 'add' 'm_exp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 1, i10 %tmp_V_1)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:252]   --->   Operation 24 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%e_frac_V = sub i12 0, %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 25 'sub' 'e_frac_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln253 = select i1 %p_Result_12, i12 %e_frac_V, i12 %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 26 'select' 'select_ln253' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %select_ln253, i3 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 27 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %m_exp, i32 5)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 28 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%sub_ln1311 = sub i5 15, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 29 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i5 %sub_ln1311 to i6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 30 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%m_exp_2 = select i1 %isNeg, i6 %sext_ln1311, i6 %m_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 31 'select' 'm_exp_2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i6 %m_exp_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 32 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1311_3 = sext i6 %m_exp_2 to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 33 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1287 = sext i15 %m_frac_l_V to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 34 'sext' 'sext_ln1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%ashr_ln1287 = ashr i15 %m_frac_l_V, %sext_ln1311_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 35 'ashr' 'ashr_ln1287' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1287_1 = sext i15 %ashr_ln1287 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 36 'sext' 'sext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%shl_ln1253 = shl i32 %sext_ln1287, %sext_ln1311_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 37 'shl' 'shl_ln1253' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%trunc_ln1310 = trunc i32 %shl_ln1253 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 38 'trunc' 'trunc_ln1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.88ns) (out node of the LUT)   --->   "%r_V_6 = select i1 %isNeg, i19 %sext_ln1287_1, i19 %trunc_ln1310" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 39 'select' 'r_V_6' <Predicate = true> <Delay = 3.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_V_6, i32 3, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 40 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %r_V_6, i32 9, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:264]   --->   Operation 41 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_6, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:269]   --->   Operation 42 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = sext i10 %m_fix_hi_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 43 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 44 'mul' 'r_V_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln338 = icmp sgt i6 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 45 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1311_1 = sext i6 %m_exp_2 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 46 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1285 = sext i15 %m_frac_l_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 47 'sext' 'sext_ln1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1311_2cast = trunc i32 %sext_ln1311_2 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 48 'trunc' 'sext_ln1311_2cast' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln1253_1 = shl i16 %m_fix_l_V, %sext_ln1311_2cast" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 49 'shl' 'shl_ln1253_1' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%ashr_ln1287_1 = ashr i16 %m_fix_l_V, %sext_ln1311_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 50 'ashr' 'ashr_ln1287_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 51 'mul' 'r_V_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i16 %shl_ln1253_1, i16 %ashr_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 52 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln1322, i3 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.98ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i19 %shl_ln, %sext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 54 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 3.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 55 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %p_Result_13, i12 -2048)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 56 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i13 %rhs_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 57 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i19 %r_V_7, %sext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 58 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i19 %r_V_7, %sext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 59 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_2, i32 12, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 60 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 61 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i19 %ret_V_2 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 62 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln805 = icmp eq i12 %trunc_ln805, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 63 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln805 = add i7 1, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 64 'add' 'add_ln805' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i7 %tmp_1, i7 %add_ln805" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 65 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_7, i7 %select_ln805, i7 %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 66 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_3 = sext i7 %r_exp_V_3 to i26" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 67 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 68 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 69 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 70 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 70 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.44>
ST_7 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 71 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V = sext i19 %r_V_6 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 72 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = call i19 @_ssdm_op_PartSelect.i19.i26.i32.i32(i26 %r_V_8, i32 7, i32 25)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp_4, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 74 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i20 %rhs_V_1 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 75 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.19ns)   --->   "%ret_V_3 = sub i21 %lhs_V, %sext_ln682_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 76 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_3, i32 4, i32 12)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:315]   --->   Operation 77 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i21 %ret_V_3 to i4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:317]   --->   Operation 78 'trunc' 'm_diff_lo_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i9 %m_diff_hi_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 79 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [512 x i14]* @table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 80 'getelementptr' 'table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 81 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 512> <ROM>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 82 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 82 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 512> <ROM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %exp_Z1_V, i32 9, i32 13)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:323]   --->   Operation 83 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i5 %exp_Z1_hi_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 84 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i4 %m_diff_lo_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 85 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 86 'mul' 'r_V_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 87 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 87 'mul' 'r_V_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i14 %exp_Z1_V to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 88 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.81ns)   --->   "%ret_V_4 = add i15 4, %lhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 89 'add' 'ret_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 90 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %ret_V_4, i4 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 91 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%zext_ln657 = zext i9 %r_V_9 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 92 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i19 %zext_ln657, %lhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 93 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 94 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_12, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 95 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 96 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 97 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, half 0x7FFFFC0000000000, half 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 98 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 99 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, half %select_ln214, half 0x0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 100 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i19 %zext_ln657, %lhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 101 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_5, i32 17)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 102 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.87ns)   --->   "%r_exp_V = add i7 -1, %r_exp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334]   --->   Operation 103 'add' 'r_exp_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.99ns)   --->   "%r_exp_V_2 = select i1 %tmp_9, i7 %r_exp_V_3, i7 %r_exp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 104 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %r_exp_V_2, i32 4, i32 6)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 105 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_10, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 106 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 107 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln253, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 108 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_11, half 0x0, half 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 109 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.48ns)   --->   "%icmp_ln853 = icmp slt i7 %r_exp_V_2, -14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:355]   --->   Operation 110 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 6, i32 15)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 111 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 7, i32 16)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 112 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_2 = select i1 %tmp_9, i10 %tmp_3, i10 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 113 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i7 %r_exp_V_2 to i5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 114 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.78ns)   --->   "%out_exp_V = add i5 15, %trunc_ln168" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 115 'add' 'out_exp_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 false, i5 %out_exp_V, i10 %tmp_V_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:655->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:667->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:686->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 116 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln667 = bitcast i16 %p_Result_14 to half" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:667->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:686->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 117 'bitcast' 'bitcast_ln667' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.97ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 118 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 119 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 120 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 121 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 122 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 123 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, half %select_ln339, half %bitcast_ln667" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 124 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, half %select_ln214_1, half %sel_tmp6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 125 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 126 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 127 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 128 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 129 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 130 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp = and i1 %or_ln849_2, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 131 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp, %icmp_ln853" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 132 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, half 0x0, half %select_ln214_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 133 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "ret half %UnifiedRetVal" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.9ns
The critical path consists of the following:
	wire read on port 'x' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [4]  (0 ns)
	'sub' operation ('sub_ln1311', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [28]  (1.78 ns)
	'select' operation ('m_exp', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [30]  (1.19 ns)
	'ashr' operation ('ashr_ln1287', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [36]  (0 ns)
	'select' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [40]  (3.88 ns)
	'mul' operation of DSP[51] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [48]  (1.05 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln1287_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259) [44]  (0 ns)
	'select' operation ('select_ln1322', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259) [84]  (0 ns)
	'icmp' operation ('icmp_ln338_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [86]  (3.99 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [48]  (0 ns)
	'add' operation of DSP[51] ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [51]  (2.1 ns)

 <State 4>: 7.23ns
The critical path consists of the following:
	'add' operation of DSP[51] ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [51]  (2.1 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [55]  (1.99 ns)
	'select' operation ('select_ln805', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [58]  (0.993 ns)
	'mul' operation of DSP[60] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [60]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [60]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [60]  (2.15 ns)

 <State 7>: 5.45ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [60]  (0 ns)
	'sub' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284) [65]  (2.2 ns)
	'getelementptr' operation ('table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321) [69]  (0 ns)
	'load' operation ('exp_Z1.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321) on array 'table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V' [70]  (3.25 ns)

 <State 8>: 4.3ns
The critical path consists of the following:
	'load' operation ('exp_Z1.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321) on array 'table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V' [70]  (3.25 ns)
	'mul' operation of DSP[79] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [76]  (1.05 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [76]  (1.05 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [73]  (1.81 ns)
	'add' operation of DSP[79] ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [79]  (2.1 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'add' operation of DSP[79] ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [79]  (2.1 ns)
	'select' operation ('r_exp.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332) [82]  (0.993 ns)
	'icmp' operation ('icmp_ln849', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [88]  (1.13 ns)
	'or' operation ('or_ln338', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [89]  (0.978 ns)
	'and' operation ('and_ln338', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [101]  (0 ns)
	'or' operation ('or_ln849', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [104]  (0 ns)
	'and' operation ('sel_tmp5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [105]  (0.978 ns)
	'select' operation ('sel_tmp6', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [106]  (0.805 ns)
	'select' operation ('select_ln214_2', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214) [107]  (0 ns)
	'select' operation ('UnifiedRetVal', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [115]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
