Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jan  4 09:40:01 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file openMSP430_fpga_control_sets_placed.rpt
| Design       : openMSP430_fpga
| Device       : xc7a75t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   576 |
|    Minimum number of control sets                        |   512 |
|    Addition due to synthesis replication                 |    64 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1287 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   576 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |   124 |
| >= 6 to < 8        |    60 |
| >= 8 to < 10       |   138 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    10 |
| >= 16              |   190 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2827 |          980 |
| No           | No                    | Yes                    |             338 |          151 |
| No           | Yes                   | No                     |            1309 |          596 |
| Yes          | No                    | No                     |            4805 |         1668 |
| Yes          | No                    | Yes                    |            1020 |          395 |
| Yes          | Yes                   | No                     |            2126 |          810 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                   |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_48mhz                                                                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_73                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][0][30]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/eu_mb_en                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/data_out1_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__4_2                                                              |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              2 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg_0[0]                                                                                                                                              |                1 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                |                2 |              3 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              3 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][dci][asi]                                                                                                                                            |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |                4 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/i___35_n_0                                                                                                                                                                   |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_1[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/i___26_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2__0_n_0                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_2_n_0                                                                                                                                                                                                                  | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_1_n_0                                                                                                                                          |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[capbil][4]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][6]_1[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][6]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hrdata]                                                                                                                                                                                                                                          | leon3_system_1/rst1/SS[0]                                                                                                                                                                                      |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r[be][0]_i_1_n_0                                                                                                                                                                                                                                | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[slv][haddr][2]_0[0]                                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/i___275_n_0                                                                                                                                                                  |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[edclrstate][3]_i_1_n_0                                                                                                                                                                                                           | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/bit_ctrl/s_state_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[ecnt][3]_i_1_n_0                                                                                                                                                                                                                                | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[mdio_ctrl][data][15]_i_2_n_0                                                                                                                                                                                                                    | leon3_system_1/eth0.e1/m100.u0/ethc0/v[mdio_ctrl][regadr]                                                                                                                                                      |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[duplexstate][1]_0                                                                                                                                                                                                                           | leon3_system_1/eth0.e1/m100.u0/ethc0/v[mdio_ctrl][regadr]                                                                                                                                                      |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/bit_ctrl/c_state                                                                                                                                                                                                                                    |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep_5[0]                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/txfer_bit[3]_i_1__0_n_0                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[rcnt][3]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/smclk_en_reg[0]                                                                                                                                                                                                                 | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_bit[3]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/smclk_en_reg[0]                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[cnt][3]_i_1_n_0                                                                                                                                                                                                          | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/transfer_bit[3]_i_1__0_n_0                                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_conflash/transfer_bit[3]_i_1_n_0                                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/E[0]                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/cpu_ctl_wr                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/ena                                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p_193_in                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][23]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/v[rst]                                                                                                                                                                                                                                                | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[ctrl][txen]                                                                                                                                                                                                                                                 | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_sequential_gmiimode0.r[rx_state][3]_i_2_n_0                                                                                                                                                                                      | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]                                                                                                                                                 |                3 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][11]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/v[mdio_ctrl][regadr]                                                                                                                                                      |                2 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][15]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][19]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/v[hrdatas][12]                                                                                                                                                                             |                2 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][27]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][31]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][3]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[data][7]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[rxdp][3]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                1 |              4 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]_i_1_n_0                                                                                                                                                                                | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_2                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[rxen]                                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_5                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_1                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/bit_ctrl/c_state[4]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/bit_ctrl/v[cmd][ack]                                                                                                                                                                                                                                | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r[cnt]                                                                                                                                                                                                                     | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/sample30_out                                                                                                                                                                                                                                     | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[rbitcnt][4]_i_1_n_0                                                                                                                                          |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[cgcnt][5]_i_1_n_0                                                                                                                                                                                                                    | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[spi][cnt][4]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[timers][2][restart]                                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___68_n_0                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___101_n_0                                                                                                            |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[retry_cnt][4]_i_1_n_0                                                                                                                                                                                                    | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[2]_7[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              5 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[2]_9[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[irqcnt][5]_i_1_n_0                                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/E[0]                                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[irqcnt]                                                                                                                                                                                                                                                     | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg_1                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[len]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/ahbmi[hready]                                                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[irqcnt][5]_i_1__0_n_0                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[irqcnt][5]_i_1__1_n_0                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[holdn]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[haddr_start]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tb0.tr[aindex][5]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                5 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tb0.tr[delaycnt][5]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[x][annul_all]                                                                                                                            |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        |                                                                                                                                                                                                                |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst1/async.r[4]_i_1_n_0                                                                                                                                                                         |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][penable]_17[0]                                                                                                                                                                                                                          | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                3 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][penable]_15[0]                                                                                                                                                                                                                          | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[slot_count][6]_i_1_n_0                                                                                                                                                                                                   | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                3 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][6]_i_1__0_n_0                                                                                                                                                                                                 | leon3_system_1/leon3gen.cpu[0].u0/i___8_n_0                                                                                                                                                                    |                3 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/syncrregs.r[hrdatam][24]_i_1_n_0                                                                                                                                                           |                4 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                |                2 |              7 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[5]_1                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              7 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/p_9_in                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/i___275_n_0                                                                                                                                                                  |                4 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[mask][tip]                                                                                                                                                                                                                                                  | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/r_reg[tmsto][data]0                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                4 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[flush2]_0                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[flush2][0]                                                                                                                                          |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][5]_26                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][2]_32                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][0][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][3]_33                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][4]_28                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][7]_24                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][1]_31                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][6]_25                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][4]_34                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][0]_30                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[thold][4]_66                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][1]_54                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][2]_55                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][3]_56                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][4]_57                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][5]_58                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][6]_59                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rhold][7]_60                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[rshift]                                                                                                                                                                                                                                                     | leon3_system_1/ua1.uart1/r[rshift][7]_i_1__3_n_0                                                                                                                                                               |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[thold][3]_68                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][3]_29                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[thold][5]_63                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[thold][6]_62                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/v[thold][7]_61                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][1][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][2][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rshift][7]_i_2__0_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua2.uart2/r[rshift][7]_i_1__0_n_0                                                                                                                                                               |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/p_2_in                                                                                                                                                                                                                                             | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[rhold][0]_27                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][2][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][2][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][3][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][4][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][5][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][6][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][7][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rshift][7]_i_2__2_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua4.uart4/r[rshift][7]_i_1__2_n_0                                                                                                                                                               |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/rxfer_buf[7]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][0][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][1][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][1][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][3][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][4][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][5][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][6][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][7][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                6 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/rxfer_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/p_2_in                                                                                                                                                                                                                                                 | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[slv][haddr][22]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[scaler][7]_i_1__0_n_0                                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][7][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][6]_36                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][7]_37                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][0][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][1][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][2][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][3][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][4][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][5][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][6][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/v[thold][5]_35                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rshift][7]_i_2__1_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua3.uart3/r[rshift][7]_i_1__1_n_0                                                                                                                                                               |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[ar][23]_i_1_n_0                                                                                                                                                                                                                                     | leon3_system_1/spi_gen.spimctrl1/r[ar][31]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][1][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][2][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][4][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][5][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][6][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[thold][7][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][0][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[crc][29]_i_1_n_0                                                                                                                                                                                                         | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[crc][31]_i_1__0_n_0                                                                                                                              |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_15[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_14[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_13[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_12[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_11[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_10[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_8[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_10[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][cfgsel]__0                                                                                                                                                      |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tt]                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                6 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/dcnt                                                                                                                                                                                                                                                | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/v[rhold]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/v[rshift]                                                                                                                                                                                                                                      | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[rshift][7]_i_1_n_0                                                                                                                                                   |                2 |              8 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r_reg[hwrite]_0                                                                                                                                                                                                                                       | leon3_system_1/spi_gen.spimctrl1/r[rrdata][7]_i_1_n_0                                                                                                                                                          |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][2][0]                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_9[0]                                                                                                                                                                                                                          | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_8[0]                                                                                                                                                                                                                          | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/async.r[4]_i_1__0_n_0                                                                                                                                                                      |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_7[0]                                                                                                                                                                                                                          | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_6[0]                                                                                                                                                                                                                          | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[tfrpnt][7]_i_1_n_0                                                                                                                                                                                                                              | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/r_reg[twaddr][0][0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/r_reg[twaddr][1][0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/r_reg[twaddr][1]_0[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                |                1 |              8 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                                                   | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[byte_count][9]_i_1_n_0                                                                                                                           |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rcntm][7]_i_1_n_0                                                                                                                                                                                                                               | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                7 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0_5[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rcntl][7]_i_1_n_0                                                                                                                                                                                                                               | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][0][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__1_3[0]                                                                                                                                                                                                                   | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__1_2[0]                                                                                                                                                                                                                   | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_17                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                |                5 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[tshift][9]_i_1__0_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[tshift][9]_i_1__1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[tshift][9]_i_1__2_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/txfer_buf[8]_i_1__0_n_0                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              9 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[ifg_cycls]                                                                                                                                                                                                                         | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur[err]                                                                                                                                                                                                                         |                                                                                                                                                                                                                |                4 |              9 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_buf[8]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[tshift][9]_i_1__3_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[tshift][9]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                2 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              9 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[delay_val][9]_i_1_n_0                                                                                                                                                                                                    | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                5 |             10 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/i___30_n_0                                                                                                                                                                   |                2 |             10 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |             10 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rxcnt][10]_i_1_n_0                                                                                                                                                                                                                              | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                6 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[5]_0                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[6]_0                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[6]_1                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |             11 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[rxen]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                6 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r_reg[txlength]0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                7 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_5                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__2_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             11 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[byte_count]                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]                                                                                                                                                 |                5 |             11 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  eth_refclk                                                                       |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rst                                                                                                                                                                                        |                2 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[scaler][11]_i_1__0_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__2_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[brate]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__2_4                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__2_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[scaler][11]_i_1__3_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                |               12 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[scaler][11]_i_1__2_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[scaler][11]_i_1__1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                6 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/ahbmi[hready]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[seq]                                                                                                                                                                                                                                            | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                4 |             14 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__0_3[0]                                                                                                                                                                                                                   | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                5 |             14 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/E[0]                                                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                6 |             14 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_18[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_20[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             15 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |             15 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__1_2[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                |                8 |             15 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][7]_1[0]                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/cpu_halt_st_reg_2[0]                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               11 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi[15]_i_1_n_0                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               10 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_17[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_3[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_5[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_6[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_7[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                8 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[2]_4[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[2]_6[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[2]_8[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_so_reg[5]_0[0]                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               16 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_reg[0]                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext[15]_i_1_n_0                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext[15]_i_1_n_0                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_19[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/execution_unit_0/E[0]                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/wdtctl_reg[7][0]                                                                                                                                                                                                                             | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_21[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_1[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/E[0]                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                9 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/txfer_cnt[15]_i_1__0_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo[15]_i_1_n_0                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               10 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/data_rx[15]_i_1__0_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_conflash/data_rx[15]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/FSM_sequential_uart_state_reg[2][0]                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/E[0]                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/E[0]                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |                9 |             16 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |               10 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/op2_wr                                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/cpu_halt_st_reg[0]                                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[1]_1[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[lentype]                                                                                                                                                                                                                           | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]                                                                                                                                                 |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_11[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_13[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_15[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_cnt[15]_i_1_n_0                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_28[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               12 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_3[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_5[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/v[hrdatas][31]                                                                                                                                                                             |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_7[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_addr_reg[0]_9[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_1_n_0                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rmsto][data][31]_i_1_n_0                                                                                                                                                |                3 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[udpsrc]                                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               12 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/i2cm.i2c0/byte_ctrl/bit_ctrl/cnt[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                5 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][5]_5[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                4 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                |                2 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0_9[1]                                                                                                                                                                                                                   | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                6 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0_11[0]                                                                                                                                                                                                                  | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/r_reg[slv][haddr][21]_0                                                                                                                                                                                                                              | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |                6 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                5 |             17 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |                9 |             18 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[brate][17]_i_1_n_0                                                                                                                                                                                                                           | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                7 |             18 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[scaler][17]_i_1_n_0                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               12 |             18 |
|  eth_refclk                                                                       |                                                                                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]                                                                                                                                                 |                8 |             18 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/mem_ctl_reg[1]_23[0]                                                                                                                                                                                                                         | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             18 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               11 |             19 |
|  dco_clk                                                                          | debounce_flash_select/q_reg[19]_i_2__0_n_0                                                                                                                                                                                                                                             | debounce_flash_select/q_reg[19]_i_1_n_0                                                                                                                                                                        |                6 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                6 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tba]                                                                                                                                                                                                                      | leon3_system_1/leon3gen.cpu[0].u0/i___275_n_0                                                                                                                                                                  |                8 |             20 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/dbg_0/dbg_uart_0/xfer_buf[19]_i_1_n_0                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |               12 |             20 |
|  dco_clk                                                                          | debounce_debug_uart_select/q_reg[19]_i_2__1_n_0                                                                                                                                                                                                                                        | debounce_debug_uart_select/q_reg[19]_i_1_n_0                                                                                                                                                                   |                6 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                5 |             20 |
|  dco_clk                                                                          | debounce_console_uart_select/q_reg[19]_i_2__2_n_0                                                                                                                                                                                                                                      | debounce_console_uart_select/q_reg[19]_i_1_n_0                                                                                                                                                                 |                6 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                7 |             20 |
|  dco_clk                                                                          | debounce_umbilical_select/q_reg[19]_i_2_n_0                                                                                                                                                                                                                                            | debounce_umbilical_select/q_reg[19]_i_1_n_0                                                                                                                                                                    |                6 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][penable]_16[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                5 |             22 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/spictrl0/ctrl_rtl.rtlc/v[event][tip]0                                                                                                                                                           |               10 |             22 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[rxbytecount]                                                                                                                                                                                                                                    | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             22 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[nak]                                                                                                                                                                                                                                            | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               11 |             22 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][penable]_18[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                4 |             22 |
|  eth_refclk                                                                       |                                                                                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SS[0]                                                                                                                                                 |                9 |             23 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/gmiimode0.r[crc][29]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                8 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[ar][23]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                7 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                |                9 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                7 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[mode][len]                                                                                                                                                                                                                                                  | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/r_reg[tmsto][data]0                                                                                                                                                                                                                          | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][3]_0                                                                                                                                                 |                7 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               11 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[haddr]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                8 |             26 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/v[hsize]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                6 |             26 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                9 |             27 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             27 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r[vaddress][31]_i_1_n_0                                                                                                                                                                                                | leon3_system_1/leon3gen.cpu[0].u0/i___16_n_0                                                                                                                                                                   |               14 |             27 |
|  eth_refclk                                                                       |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |               19 |             27 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               18 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |               14 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               10 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |                9 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |                8 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               10 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               17 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               11 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               19 |             29 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/p_1_out[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               11 |             29 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg1][mask]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                9 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg2][addr]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                9 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg1][addr]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                8 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r2[timer][0]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                8 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/r_reg[ctrl][txen][0]                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               21 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg2][mask]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                9 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[txd][30]_i_2_n_0                                                                                                                                                                                                                     | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[txd][30]_i_1_n_0                                                                                                                                             |               14 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[addr][31]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               13 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/i___21_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               21 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/i___17_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               10 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[txaddr][31]_i_1_n_0                                                                                                                                                                                                                             | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                5 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[rxaddr]                                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_2_n_0                                                                                                                                                                                                 | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_1_n_0                                                                                                                         |               19 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[rd_count][31]_i_2_n_0                                                                                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/r[rd_count][31]_i_1_n_0                                                                                                                                                    |               12 |             31 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]                                                                                                                                                                                                            | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             31 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/i___275_n_0                                                                                                                                                                  |               23 |             31 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tnr1_reg[qual_rdata][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                |               12 |             31 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/v[frdata]                                                                                                                                                                                                                                             | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |                7 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0_9[0]                                                                                                                                                                                                                   | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |                8 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v[wb][data2]                                                                                                                                                                                                           | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |               17 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0_10[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                8 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[p][0][pwdata]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                |                6 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/v[valid][3]_82                                                                                                                                                                                                         |                                                                                                                                                                                                                |               23 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/i___24_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               15 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/v[slv][hwdata]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                7 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[data]_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               13 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                                                                                                                                                                                                               | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               11 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/v[rd_free]1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |               13 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[cmd_count][31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               12 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r_reg[rxd]0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                6 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hrdata]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                |               10 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[wr_count][31]_i_2_n_0                                                                                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/r[wr_count][31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][hwrite]_6[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                7 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/r[check]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                6 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][penable]_2[0]                                                                                                                                                                                                                           | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             32 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[data]                                                                                                                                                                                                                              |                                                                                                                                                                                                                |                8 |             32 |
|  eth_refclk                                                                       |                                                                                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/gmiimode0.r[crc][31]_i_1_n_0                                                                                                                                 |               12 |             32 |
|  eth_refclk                                                                       | leon3_system_1/eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[dataout]                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                8 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[timers][2][value][31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |               17 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][hwrite]_15[0]                                                                                                                                                                                                                           | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                |               19 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[timers][1][value][31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |               16 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/v[slv][hrdata]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |               21 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][5]_5[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |               11 |             32 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/y1.q_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                8 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/FSM_onehot_r_reg[istate][1]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                |               19 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                6 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               10 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                                                                                                                                                                                                             | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               18 |             35 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             37 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[read]0                                                                                                                                                                                                           |                                                                                                                                                                                                                |               13 |             37 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               13 |             38 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/tb0.tr_reg[sample]_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                |               22 |             41 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               19 |             41 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/E[0]                                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               30 |             47 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r_reg[rxdone_n_0_]                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                6 |             48 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/v[tfreecnt]181_out                                                                                                                                                                                       |                                                                                                                                                                                                                |                6 |             48 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/eth0.e1/m100.u0/ethc0/rxwrite                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                6 |             48 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               17 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               20 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               20 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/eth0.e1/m100.u0/ethc0/FSM_sequential_r[rxdstate][2]_i_1_n_0                                                                                                                                     |               35 |             58 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/dbg_rst                                                                                                                                                     |               24 |             59 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               16 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                |               13 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                |               21 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                |               21 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                |               18 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |               49 |             83 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                |               11 |             88 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               11 |             88 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                |               12 |             96 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_73                                                                                                                                                                                                       |                                                                                                                                                                                                                |               78 |            127 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[int_buffer][127]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               27 |            128 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[int_buffer][255]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               26 |            128 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r_reg[wdf_data_buffer]0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |               42 |            144 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                |               37 |            144 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                |               22 |            176 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                |               24 |            192 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |              101 |            193 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[rd_buffer]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |               36 |            256 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |              156 |            330 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hwdata_burst]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                |              151 |            432 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_9                                                                                                                                                                                                         |                                                                                                                                                                                                                |              316 |            725 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |              947 |           2810 |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


