{"version":"1.1.0","info":[["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Exercise1.sv",[[[[[["Exercise1",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[15,9]],[[["op",[[9,4],[9,19]],[[9,17],[9,19]],["Exercise1"],["port","input"]],["a",[[10,4],[10,18]],[[10,17],[10,18]],["Exercise1"],["port","input"]],["b",[[11,4],[11,18]],[[11,17],[11,18]],["Exercise1"],["port","input"]],["out",[[12,4],[12,20]],[[12,17],[12,20]],["Exercise1"],["port","output"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Exercise2.sv",[[[[[["Exercise2",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[24,9]],[[["clk",[[9,4],[9,13]],[[9,10],[9,13]],["Exercise2"],["port","input"]],["nReset",[[10,4],[10,16]],[[10,10],[10,16]],["Exercise2"],["port","input"]],["init",[[11,4],[11,21]],[[11,17],[11,21]],["Exercise2"],["port","input"]],["out",[[12,4],[12,27]],[[12,24],[12,27]],["Exercise2"],["port","logic"]],["taps",[[15,0],[15,9]],[[15,5],[15,9]],["Exercise2"],["variable","wire"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Exercise3.sv",[[[[[["Exercise3",[[0,0],[7,2]],[[0,7],[0,16]],[],["module"]],[18,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["Exercise3"],["port","input"]],["nReset",[[2,4],[2,16]],[[2,10],[2,16]],["Exercise3"],["port","input"]],["a",[[3,4],[3,17]],[[3,16],[3,17]],["Exercise3"],["port","input"]],["b",[[4,4],[4,18]],[[4,17],[4,18]],["Exercise3"],["port","input"]],["c",[[5,4],[5,18]],[[5,17],[5,18]],["Exercise3"],["port","input"]],["out",[[6,4],[6,21]],[[6,18],[6,21]],["Exercise3"],["port","output"]],["alphaDwire",[[9,0],[9,21]],[[9,11],[9,21]],["Exercise3"],["variable","wire"]],["betaDwire",[[10,0],[10,20]],[[10,11],[10,20]],["Exercise3"],["variable","wire"]],["alpha",[[12,0],[12,50]],[[12,9],[12,14]],["Exercise3"],["instance","Mystery1"]],["beta",[[13,0],[13,50]],[[13,9],[13,13]],["Exercise3"],["instance","Mystery1"]],["gamma",[[15,0],[15,55]],[[15,9],[15,14]],["Exercise3"],["instance","Mystery2"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Exercise4.sv",[[[[[["Exercise4",[[12,0],[21,2]],[[12,7],[12,16]],[],["module"]],[35,9]],[[["sel",[[13,4],[13,19]],[[13,16],[13,19]],["Exercise4"],["port","input"]],["cs",[[14,4],[14,12]],[[14,10],[14,12]],["Exercise4"],["port","input"]],["alpha",[[16,4],[16,21]],[[16,16],[16,21]],["Exercise4"],["port","input"]],["beta",[[17,4],[17,20]],[[17,16],[17,20]],["Exercise4"],["port","input"]],["gamma",[[18,4],[18,21]],[[18,16],[18,21]],["Exercise4"],["port","input"]],["out",[[20,4],[20,26]],[[20,23],[20,26]],["Exercise4"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Mysteries/Mystery1.sv",[[[[[["Mystery1",[[9,0],[14,2]],[[9,7],[9,15]],[],["module"]],[29,9]],[[["a",[[10,4],[10,17]],[[10,16],[10,17]],["Mystery1"],["port","input"]],["b",[[11,4],[11,17]],[[11,16],[11,17]],["Mystery1"],["port","input"]],["c",[[12,4],[12,17]],[[12,16],[12,17]],["Mystery1"],["port","input"]],["d",[[13,4],[13,24]],[[13,23],[13,24]],["Mystery1"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab2/onboarding-lab-2-main/rtl/Mysteries/Mystery2.sv",[[[[[["Mystery2",[[10,0],[16,2]],[[10,7],[10,15]],[],["module"]],[31,9]],[[["clk",[[11,4],[11,13]],[[11,10],[11,13]],["Mystery2"],["port","input"]],["nReset",[[12,4],[12,16]],[[12,10],[12,16]],["Mystery2"],["port","input"]],["a_in",[[13,4],[13,20]],[[13,16],[13,20]],["Mystery2"],["port","input"]],["b_in",[[14,4],[14,20]],[[14,16],[14,20]],["Mystery2"],["port","input"]],["out",[[15,4],[15,27]],[[15,24],[15,27]],["Mystery2"],["port","logic"]],["count",[[17,2],[17,19]],[[17,14],[17,19]],["Mystery2"],["variable","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Exercise1.sv",[[[[[["Exercise1",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[21,9]],[[["op",[[9,4],[9,18]],[[9,16],[9,18]],["Exercise1"],["port","input"]],["a",[[10,4],[10,17]],[[10,16],[10,17]],["Exercise1"],["port","input"]],["b",[[11,4],[11,17]],[[11,16],[11,17]],["Exercise1"],["port","input"]],["out",[[12,4],[12,26]],[[12,23],[12,26]],["Exercise1"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Exercise2.sv",[[[[[["Exercise2",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[17,9]],[[["clk",[[9,4],[9,13]],[[9,10],[9,13]],["Exercise2"],["port","input"]],["reset",[[10,4],[10,15]],[[10,10],[10,15]],["Exercise2"],["port","input"]],["init",[[11,4],[11,21]],[[11,17],[11,21]],["Exercise2"],["port","input"]],["out",[[12,4],[12,27]],[[12,24],[12,27]],["Exercise2"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Exercise3.sv",[[[[[["Exercise3",[[11,0],[18,2]],[[11,7],[11,16]],[],["module"]],[36,9]],[[["clk",[[12,4],[12,13]],[[12,10],[12,13]],["Exercise3"],["port","input"]],["reset",[[13,4],[13,15]],[[13,10],[13,15]],["Exercise3"],["port","input"]],["a",[[14,4],[14,17]],[[14,16],[14,17]],["Exercise3"],["port","input"]],["b",[[15,4],[15,18]],[[15,17],[15,18]],["Exercise3"],["port","input"]],["c",[[16,4],[16,18]],[[16,17],[16,18]],["Exercise3"],["port","input"]],["out",[[17,4],[17,21]],[[17,18],[17,21]],["Exercise3"],["port","output"]],["a_in",[[19,2],[19,18]],[[19,14],[19,18]],["Exercise3"],["variable","logic"]],["b_in",[[20,2],[20,18]],[[20,14],[20,18]],["Exercise3"],["variable","logic"]],["alpha",[[22,2],[27,3]],[[22,11],[22,16]],["Exercise3"],["instance","Mystery1"]],["beta",[[28,2],[33,3]],[[28,11],[28,15]],["Exercise3"],["instance","Mystery1"]],["gamma",[[35,2],[35,21]],[[35,11],[35,16]],["Exercise3"],["instance","Mystery2"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Exercise4.sv",[[[[[["Exercise4",[[12,0],[21,2]],[[12,7],[12,16]],[],["module"]],[32,9]],[[["sel",[[13,4],[13,19]],[[13,16],[13,19]],["Exercise4"],["port","input"]],["cs",[[14,4],[14,12]],[[14,10],[14,12]],["Exercise4"],["port","input"]],["alpha",[[16,4],[16,21]],[[16,16],[16,21]],["Exercise4"],["port","input"]],["beta",[[17,4],[17,20]],[[17,16],[17,20]],["Exercise4"],["port","input"]],["gamma",[[18,4],[18,21]],[[18,16],[18,21]],["Exercise4"],["port","input"]],["out",[[20,4],[20,26]],[[20,23],[20,26]],["Exercise4"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Mysteries/Mystery1.sv",[[[[[["Mystery1",[[9,0],[14,2]],[[9,7],[9,15]],[],["module"]],[30,9]],[[["a",[[10,4],[10,17]],[[10,16],[10,17]],["Mystery1"],["port","input"]],["b",[[11,4],[11,17]],[[11,16],[11,17]],["Mystery1"],["port","input"]],["c",[[12,4],[12,17]],[[12,16],[12,17]],["Mystery1"],["port","input"]],["d",[[13,4],[13,24]],[[13,23],[13,24]],["Mystery1"],["port","logic"]]]]]]],null,0]],["/Users/adityajoshi/Documents/NYU-Processor-Design/Lab3/onboarding-lab-3-main/rtl/Mysteries/Mystery2.sv",[[[[[["Mystery2",[[10,0],[16,2]],[[10,7],[10,15]],[],["module"]],[32,9]],[[["clk",[[11,4],[11,13]],[[11,10],[11,13]],["Mystery2"],["port","input"]],["reset",[[12,4],[12,15]],[[12,10],[12,15]],["Mystery2"],["port","input"]],["a_in",[[13,4],[13,20]],[[13,16],[13,20]],["Mystery2"],["port","input"]],["b_in",[[14,4],[14,20]],[[14,16],[14,20]],["Mystery2"],["port","input"]],["out",[[15,4],[15,27]],[[15,24],[15,27]],["Mystery2"],["port","logic"]],["count",[[17,2],[17,19]],[[17,14],[17,19]],["Mystery2"],["variable","logic"]]]]]]],null,0]]]}