m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/maven-softwares/intelFPGA_lite/sample_simulation
vfull_adder_tb
!s110 1654363385
!i10b 1
!s100 1mZU_mJhRL7IFg?UnDF[z1
ICWllk<oC_<HmT[Y;hn54D3
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/Harsh/Downloads/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/lab1/sim
w1592478586
8C:/Users/Harsh/Downloads/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/lab1/tb/full_adder_tb.v
FC:/Users/Harsh/Downloads/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/lab1/tb/full_adder_tb.v
L0 24
OV;L;10.5b;63
r1
!s85 0
31
!s108 1654363385.000000
!s107 C:/Users/Harsh/Downloads/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/lab1/tb/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Harsh/Downloads/baaabbed5733ac7c8136dc5d27f84618/Verilog_labs/lab1/tb/full_adder_tb.v|
!i113 1
o-work work
tCvgOpt 0
