Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Oct  4 15:49 2020
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000000010500073 : 273678451
@@@
@@@
@@                   820 : System halted
@@
@@@ System halted on WFI instruction
@@@
@@
@@  5 cycles / 0 instrs = inf CPI
@@
@@  40.00 ns total time to execute
@@

$finish called from file "testbench/testbench.sv", line 267.
$finish at simulation time                 1820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 182000 ps
CPU Time:      0.210 seconds;       Data structure size:   0.2Mb
Sun Oct  4 15:49:35 2020
