{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635410532613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635410532613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 19:42:12 2021 " "Processing started: Thu Oct 28 19:42:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635410532613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410532613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410532613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635410532935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635410532935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Operand " "Found entity 1: Operand" {  } { { "Operand.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Operand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithm " "Found entity 1: Arithm" {  } { { "Arithm.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Arithm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635410539683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 ALU_1:inst3 " "Elaborating entity \"ALU_1\" for hierarchy \"ALU_1:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU.bdf" { { 288 480 576 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539691 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "S2 " "Found inconsistent dimensions for element \"S2\"" {  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 88 928 962 105 "S2\[0\]" "" } { 67 896 913 104 "S2\[0\]" "" } { 96 944 1112 112 "S2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539692 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S2 " "Converted elements in bus name \"S2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[0\] S20 " "Converted element name(s) from \"S2\[0\]\" to \"S20\"" {  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 88 928 962 105 "S2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539692 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[0\] S20 " "Converted element name(s) from \"S2\[0\]\" to \"S20\"" {  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 67 896 913 104 "S2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539692 ""}  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 88 928 962 105 "S2\[0\]" "" } { 67 896 913 104 "S2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1635410539692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithm ALU_1:inst3\|Arithm:inst " "Elaborating entity \"Arithm\" for hierarchy \"ALU_1:inst3\|Arithm:inst\"" {  } { { "ALU_1.bdf" "inst" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 120 728 824 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU_1:inst3\|MUX:inst3 " "Elaborating entity \"MUX\" for hierarchy \"ALU_1:inst3\|MUX:inst3\"" {  } { { "ALU_1.bdf" "inst3" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 0 856 968 88 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_1:inst3\|MUX:inst3 " "Elaborated megafunction instantiation \"ALU_1:inst3\|MUX:inst3\"" {  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 0 856 968 88 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_1:inst3\|MUX:inst3 " "Instantiated megafunction \"ALU_1:inst3\|MUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 1 " "Parameter \"WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539709 ""}  } { { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 0 856 968 88 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635410539709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001 ALU_1:inst3\|MUX:inst3 " "Elaborated megafunction instantiation \"ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001\", which is child of megafunction instantiation \"ALU_1:inst3\|MUX:inst3\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "ALU_1.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 0 856 968 88 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/sc2co/Desktop/13244785/Lab6/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"ALU_1:inst3\|MUX:inst3\|lpm_mux:\$00001\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic ALU_1:inst3\|Logic:inst2 " "Elaborating entity \"Logic\" for hierarchy \"ALU_1:inst3\|Logic:inst2\"" {  } { { "ALU_1.bdf" "inst2" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/ALU_1.bdf" { { 16 728 824 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU_1:inst3\|Logic:inst2\|MUX:inst5 " "Elaborating entity \"MUX\" for hierarchy \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\"" {  } { { "Logic.bdf" "inst5" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Logic.bdf" { { 280 928 1040 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_1:inst3\|Logic:inst2\|MUX:inst5 " "Elaborated megafunction instantiation \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\"" {  } { { "Logic.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Logic.bdf" { { 280 928 1040 368 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_1:inst3\|Logic:inst2\|MUX:inst5 " "Instantiated megafunction \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635410539772 ""}  } { { "Logic.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Logic.bdf" { { 280 928 1040 368 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635410539772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001 ALU_1:inst3\|Logic:inst2\|MUX:inst5 " "Elaborated megafunction instantiation \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001\", which is child of megafunction instantiation \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "Logic.bdf" "" { Schematic "C:/Users/sc2co/Desktop/13244785/Lab6/Logic.bdf" { { 280 928 1040 368 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/sc2co/Desktop/13244785/Lab6/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635410539809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410539809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"ALU_1:inst3\|Logic:inst2\|MUX:inst5\|lpm_mux:\$00001\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410539809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635410540241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635410540673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635410540673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635410540703 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635410540703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635410540703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635410540703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635410540720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 19:42:20 2021 " "Processing ended: Thu Oct 28 19:42:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635410540720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635410540720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635410540720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635410540720 ""}
