# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../I2S.ip_user_files/bd/SineROM/sim/SineROM.vhd" \
"../../../../I2S.ip_user_files/bd/SystemClock/sim/SystemClock.vhd" \
"../../../../I2S.ip_user_files/bd/StreamWriter/sim/StreamWriter.vhd" \
"../../../../I2S.srcs/sources_1/new/I2S.vhd" \
"../../../../I2S.srcs/sources_1/new/I2S_Transmitter.vhd" \
"../../../../I2S.srcs/sources_1/new/Top.vhd" \

# Do not sort compile order
nosort
