// Seed: 2438150500
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  initial begin
    force id_2 = id_3;
  end
  logic id_4;
  logic id_5 = id_4;
  assign id_5 = 1'b0;
  reg id_6, id_7, id_8;
  always @(id_5 + id_6) begin
    id_6 <= 1'b0;
  end
  reg id_9 = id_8;
endmodule
