
module readAdcData(
	input adc_Clock,
	input nReset;
	input runFlag,
	output reg [15:0] adcData
);

always @ (posedge adc_clock, negedge nReset) begin
	if (!nReset) begin
		adcData <= 16'd0;
	end else begin 
		if (runFlag) adcData <= adcData + 16'd1; // Test data counter
	end
end

endmodule