;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV @127, -106
	ADD 210, 60
	ADD 210, 60
	SUB #12, @260
	MOV -1, <-26
	DAT #210, #60
	SUB #12, @260
	SUB @0, @2
	CMP @0, @2
	CMP -207, <-120
	SUB #10, <1
	SUB @0, @2
	MOV -1, <-26
	CMP #2, -1
	CMP @0, @2
	JMZ -4, @-20
	JMZ <127, -106
	SUB @124, 106
	MOV -1, <-26
	SUB 210, 60
	SUB 210, 60
	SUB @124, 106
	SUB 102, 10
	SUB 102, 10
	JMP -107, @-26
	DAT #210, #60
	MOV -4, <-20
	DAT #210, #60
	DAT #210, #60
	SUB @0, @2
	SUB #0, 90
	SLT -500, 9
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, 90
	SPL 0, 90
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, -902
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
	DJN <210, #560
