Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 23 23:45:59 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.891       -2.088                      4                  355        0.198        0.000                      0                  355        3.000        0.000                       0                   182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                25.032        0.000                      0                   70        0.230        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          2.667        0.000                      0                  285        0.198        0.000                      0                  285        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -0.891       -2.088                      4                    6        1.302        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.032ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.011ns  (logic 3.855ns (25.681%)  route 11.156ns (74.319%))
  Logic Levels:           16  (CARRY4=3 LUT2=2 LUT3=1 LUT6=10)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.620     1.622    VGA_inst/clk_25
    SLICE_X66Y148        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        FDRE (Prop_fdre_C_Q)         0.518     2.140 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=91, routed)          1.441     3.581    VGA_inst/vcount[0]
    SLICE_X68Y142        LUT2 (Prop_lut2_I0_O)        0.124     3.705 r  VGA_inst/green[2]_i_257/O
                         net (fo=1, routed)           0.000     3.705    VGA_inst/green[2]_i_257_n_0
    SLICE_X68Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.345 r  VGA_inst/green_reg[2]_i_195/O[3]
                         net (fo=78, routed)          4.422     8.768    VGA_inst/p_m_inst/vcount_reg[3][2]
    SLICE_X80Y156        LUT3 (Prop_lut3_I2_O)        0.306     9.074 r  VGA_inst/p_m_inst/green[2]_i_388/O
                         net (fo=1, routed)           0.000     9.074    VGA_inst/p_m_inst/green[2]_i_388_n_0
    SLICE_X80Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  VGA_inst/p_m_inst/green_reg[2]_i_348/CO[3]
                         net (fo=1, routed)           0.000     9.587    VGA_inst/p_m_inst/green_reg[2]_i_348_n_0
    SLICE_X80Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.806 f  VGA_inst/p_m_inst/green_reg[2]_i_347/O[0]
                         net (fo=3, routed)           0.809    10.615    VGA_inst/p_m_inst/sel[8]
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.295    10.910 r  VGA_inst/p_m_inst/green[2]_i_308/O
                         net (fo=1, routed)           0.648    11.559    VGA_inst/p_m_inst/green[2]_i_308_n_0
    SLICE_X81Y156        LUT6 (Prop_lut6_I4_O)        0.124    11.683 r  VGA_inst/p_m_inst/green[2]_i_284/O
                         net (fo=2, routed)           1.146    12.828    VGA_inst/p_m_inst/green[2]_i_284_n_0
    SLICE_X72Y162        LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  VGA_inst/p_m_inst/red[2]_i_355/O
                         net (fo=1, routed)           0.495    13.447    VGA_inst/p_m_inst/red[2]_i_355_n_0
    SLICE_X73Y162        LUT6 (Prop_lut6_I2_O)        0.124    13.571 r  VGA_inst/p_m_inst/red[2]_i_332/O
                         net (fo=1, routed)           0.587    14.158    VGA_inst/p_m_inst/red[2]_i_332_n_0
    SLICE_X74Y160        LUT6 (Prop_lut6_I4_O)        0.124    14.282 f  VGA_inst/p_m_inst/red[2]_i_281/O
                         net (fo=1, routed)           0.165    14.447    VGA_inst/p_m_inst/red[2]_i_281_n_0
    SLICE_X74Y160        LUT6 (Prop_lut6_I2_O)        0.124    14.571 f  VGA_inst/p_m_inst/red[2]_i_208/O
                         net (fo=1, routed)           0.303    14.875    VGA_inst/p_m_inst/red[2]_i_208_n_0
    SLICE_X74Y159        LUT6 (Prop_lut6_I3_O)        0.124    14.999 r  VGA_inst/p_m_inst/red[2]_i_129/O
                         net (fo=1, routed)           0.430    15.429    VGA_inst/p_m_inst/red[2]_i_129_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I3_O)        0.124    15.553 r  VGA_inst/p_m_inst/red[2]_i_59/O
                         net (fo=1, routed)           0.151    15.704    VGA_inst/p_m_inst/red[2]_i_59_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I3_O)        0.124    15.828 r  VGA_inst/p_m_inst/red[2]_i_22/O
                         net (fo=1, routed)           0.154    15.982    VGA_inst/p_m_inst/red[2]_i_22_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.124    16.106 r  VGA_inst/p_m_inst/red[2]_i_6/O
                         net (fo=1, routed)           0.403    16.509    VGA_inst/p_m_inst/red[2]_i_6_n_0
    SLICE_X75Y157        LUT6 (Prop_lut6_I4_O)        0.124    16.633 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    16.633    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X75Y157        FDRE (Setup_fdre_C_D)        0.032    41.665    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.665    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 25.032    

Slack (MET) :             25.362ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.726ns  (logic 3.731ns (25.336%)  route 10.995ns (74.664%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.620     1.622    VGA_inst/clk_25
    SLICE_X66Y148        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        FDRE (Prop_fdre_C_Q)         0.518     2.140 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=91, routed)          1.441     3.581    VGA_inst/vcount[0]
    SLICE_X68Y142        LUT2 (Prop_lut2_I0_O)        0.124     3.705 r  VGA_inst/green[2]_i_257/O
                         net (fo=1, routed)           0.000     3.705    VGA_inst/green[2]_i_257_n_0
    SLICE_X68Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.345 r  VGA_inst/green_reg[2]_i_195/O[3]
                         net (fo=78, routed)          4.422     8.768    VGA_inst/p_m_inst/vcount_reg[3][2]
    SLICE_X80Y156        LUT3 (Prop_lut3_I2_O)        0.306     9.074 r  VGA_inst/p_m_inst/green[2]_i_388/O
                         net (fo=1, routed)           0.000     9.074    VGA_inst/p_m_inst/green[2]_i_388_n_0
    SLICE_X80Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  VGA_inst/p_m_inst/green_reg[2]_i_348/CO[3]
                         net (fo=1, routed)           0.000     9.587    VGA_inst/p_m_inst/green_reg[2]_i_348_n_0
    SLICE_X80Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.806 f  VGA_inst/p_m_inst/green_reg[2]_i_347/O[0]
                         net (fo=3, routed)           0.809    10.615    VGA_inst/p_m_inst/sel[8]
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.295    10.910 r  VGA_inst/p_m_inst/green[2]_i_308/O
                         net (fo=1, routed)           0.648    11.559    VGA_inst/p_m_inst/green[2]_i_308_n_0
    SLICE_X81Y156        LUT6 (Prop_lut6_I4_O)        0.124    11.683 r  VGA_inst/p_m_inst/green[2]_i_284/O
                         net (fo=2, routed)           1.350    13.032    VGA_inst/p_m_inst/green[2]_i_284_n_0
    SLICE_X73Y164        LUT4 (Prop_lut4_I1_O)        0.124    13.156 r  VGA_inst/p_m_inst/green[2]_i_267/O
                         net (fo=1, routed)           0.300    13.457    VGA_inst/p_m_inst/green[2]_i_267_n_0
    SLICE_X77Y164        LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  VGA_inst/p_m_inst/green[2]_i_229/O
                         net (fo=1, routed)           0.642    14.222    VGA_inst/p_m_inst/green[2]_i_229_n_0
    SLICE_X76Y160        LUT6 (Prop_lut6_I3_O)        0.124    14.346 r  VGA_inst/p_m_inst/green[2]_i_159/O
                         net (fo=1, routed)           0.592    14.939    VGA_inst/p_m_inst/green[2]_i_159_n_0
    SLICE_X78Y159        LUT6 (Prop_lut6_I2_O)        0.124    15.063 r  VGA_inst/p_m_inst/green[2]_i_106/O
                         net (fo=1, routed)           0.161    15.224    VGA_inst/p_m_inst/green[2]_i_106_n_0
    SLICE_X78Y159        LUT6 (Prop_lut6_I2_O)        0.124    15.348 r  VGA_inst/p_m_inst/green[2]_i_64/O
                         net (fo=1, routed)           0.303    15.650    VGA_inst/p_m_inst/green[2]_i_64_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    15.774 r  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.161    15.935    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    16.059 r  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.165    16.224    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    16.348 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    16.348    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.722    41.725    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.731    
                         clock uncertainty           -0.098    41.634    
    SLICE_X78Y158        FDRE (Setup_fdre_C_D)        0.077    41.711    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.711    
                         arrival time                         -16.348    
  -------------------------------------------------------------------
                         slack                                 25.362    

Slack (MET) :             25.876ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.911ns (20.550%)  route 11.254ns (79.450%))
  Logic Levels:           12  (CARRY4=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=233, routed)         4.464     6.603    VGA_inst/p_m_inst/out[3]
    SLICE_X62Y153        LUT4 (Prop_lut4_I3_O)        0.124     6.727 r  VGA_inst/p_m_inst/red[3]_i_345/O
                         net (fo=1, routed)           0.000     6.727    VGA_inst/p_m_inst/red[3]_i_345_n_0
    SLICE_X62Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  VGA_inst/p_m_inst/red_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.260    VGA_inst/p_m_inst/red_reg[3]_i_258_n_0
    SLICE_X62Y154        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.479 r  VGA_inst/p_m_inst/red_reg[3]_i_259/O[0]
                         net (fo=4, routed)           0.893     8.372    VGA_inst/p_m_inst/red_reg[3]_i_259_n_7
    SLICE_X64Y153        LUT6 (Prop_lut6_I3_O)        0.295     8.667 r  VGA_inst/p_m_inst/red[3]_i_352/O
                         net (fo=1, routed)           0.846     9.513    VGA_inst/p_m_inst/red[3]_i_352_n_0
    SLICE_X64Y153        LUT4 (Prop_lut4_I0_O)        0.152     9.665 r  VGA_inst/p_m_inst/red[3]_i_260/O
                         net (fo=1, routed)           0.162     9.827    VGA_inst/p_m_inst/red[3]_i_260_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I5_O)        0.326    10.153 r  VGA_inst/p_m_inst/red[3]_i_149/O
                         net (fo=2, routed)           1.705    11.858    VGA_inst/p_m_inst/red[3]_i_149_n_0
    SLICE_X73Y159        LUT4 (Prop_lut4_I1_O)        0.124    11.982 r  VGA_inst/p_m_inst/green[3]_i_103/O
                         net (fo=1, routed)           1.205    13.186    VGA_inst/p_m_inst/green[3]_i_103_n_0
    SLICE_X77Y163        LUT6 (Prop_lut6_I5_O)        0.124    13.310 r  VGA_inst/p_m_inst/green[3]_i_69/O
                         net (fo=1, routed)           0.621    13.931    VGA_inst/p_m_inst/green[3]_i_69_n_0
    SLICE_X75Y162        LUT6 (Prop_lut6_I5_O)        0.124    14.055 r  VGA_inst/p_m_inst/green[3]_i_30/O
                         net (fo=1, routed)           0.757    14.812    VGA_inst/p_m_inst/green[3]_i_30_n_0
    SLICE_X72Y160        LUT4 (Prop_lut4_I3_O)        0.124    14.936 r  VGA_inst/p_m_inst/green[3]_i_12/O
                         net (fo=1, routed)           0.300    15.236    VGA_inst/p_m_inst/green[3]_i_12_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I4_O)        0.124    15.360 r  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=1, routed)           0.303    15.662    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    15.786 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    15.786    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.722    41.725    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.731    
                         clock uncertainty           -0.098    41.634    
    SLICE_X72Y158        FDRE (Setup_fdre_C_D)        0.029    41.663    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.663    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 25.876    

Slack (MET) :             26.532ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 2.116ns (15.661%)  route 11.395ns (84.339%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGA_inst/hcount_reg[3]/Q
                         net (fo=233, routed)         5.287     7.426    VGA_inst/p_m_inst/out[3]
    SLICE_X62Y166        LUT4 (Prop_lut4_I1_O)        0.152     7.578 r  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=2, routed)           0.831     8.410    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X63Y165        LUT6 (Prop_lut6_I2_O)        0.348     8.758 r  VGA_inst/p_m_inst/green[0]_i_74/O
                         net (fo=2, routed)           0.890     9.648    VGA_inst/p_m_inst/green[0]_i_74_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I5_O)        0.124     9.772 f  VGA_inst/p_m_inst/green[0]_i_62/O
                         net (fo=6, routed)           2.011    11.783    VGA_inst/p_m_inst/green[0]_i_62_n_0
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.150    11.933 r  VGA_inst/p_m_inst/red[0]_i_130/O
                         net (fo=1, routed)           1.292    13.224    VGA_inst/p_m_inst/red[0]_i_130_n_0
    SLICE_X80Y161        LUT6 (Prop_lut6_I4_O)        0.328    13.552 f  VGA_inst/p_m_inst/red[0]_i_106/O
                         net (fo=1, routed)           0.402    13.955    VGA_inst/p_m_inst/red[0]_i_106_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I2_O)        0.124    14.079 r  VGA_inst/p_m_inst/red[0]_i_64/O
                         net (fo=1, routed)           0.264    14.343    VGA_inst/p_m_inst/red[0]_i_64_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I5_O)        0.124    14.467 f  VGA_inst/p_m_inst/red[0]_i_15/O
                         net (fo=1, routed)           0.154    14.621    VGA_inst/p_m_inst/red[0]_i_15_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I2_O)        0.124    14.745 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.263    15.008    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I1_O)        0.124    15.132 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    15.132    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.031    41.664    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.664    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 26.532    

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.405ns  (logic 2.164ns (16.143%)  route 11.241ns (83.857%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.620     1.622    VGA_inst/clk_25
    SLICE_X64Y148        FDRE                                         r  VGA_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y148        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_inst/hcount_reg[9]/Q
                         net (fo=68, routed)          3.103     5.181    VGA_inst/p_m_inst/out[9]
    SLICE_X61Y158        LUT2 (Prop_lut2_I1_O)        0.152     5.333 r  VGA_inst/p_m_inst/red[0]_i_47/O
                         net (fo=29, routed)          2.074     7.407    VGA_inst/p_m_inst/red[0]_i_47_n_0
    SLICE_X64Y163        LUT6 (Prop_lut6_I5_O)        0.326     7.733 f  VGA_inst/p_m_inst/red[0]_i_99/O
                         net (fo=2, routed)           0.676     8.409    VGA_inst/p_m_inst/red[0]_i_99_n_0
    SLICE_X63Y162        LUT6 (Prop_lut6_I5_O)        0.124     8.533 r  VGA_inst/p_m_inst/red[0]_i_54/O
                         net (fo=3, routed)           1.742    10.275    VGA_inst/p_m_inst/red[0]_i_54_n_0
    SLICE_X79Y159        LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  VGA_inst/p_m_inst/red[0]_i_13/O
                         net (fo=5, routed)           1.723    12.121    keyboard_inst/hcount_reg[6]
    SLICE_X79Y161        LUT6 (Prop_lut6_I1_O)        0.124    12.245 r  keyboard_inst/red[3]_i_16/O
                         net (fo=3, routed)           0.801    13.047    VGA_inst/p_m_inst/note_arr_reg[0][2]
    SLICE_X79Y159        LUT3 (Prop_lut3_I2_O)        0.152    13.199 r  VGA_inst/p_m_inst/green[0]_i_21/O
                         net (fo=3, routed)           0.622    13.821    VGA_inst/p_m_inst/green[0]_i_21_n_0
    SLICE_X80Y159        LUT3 (Prop_lut3_I2_O)        0.358    14.179 r  VGA_inst/p_m_inst/green[0]_i_5/O
                         net (fo=1, routed)           0.500    14.679    VGA_inst/p_m_inst/green[0]_i_5_n_0
    SLICE_X80Y159        LUT6 (Prop_lut6_I4_O)        0.348    15.027 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    15.027    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.077    41.710    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.710    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 26.682    

Slack (MET) :             27.370ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.671ns  (logic 1.852ns (14.616%)  route 10.819ns (85.384%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=233, routed)         4.121     6.260    VGA_inst/p_m_inst/out[3]
    SLICE_X72Y157        LUT2 (Prop_lut2_I1_O)        0.152     6.412 f  VGA_inst/p_m_inst/green[0]_i_38/O
                         net (fo=9, routed)           1.213     7.625    VGA_inst/p_m_inst/green[0]_i_38_n_0
    SLICE_X65Y162        LUT6 (Prop_lut6_I3_O)        0.332     7.957 f  VGA_inst/p_m_inst/red[0]_i_102/O
                         net (fo=3, routed)           2.233    10.189    VGA_inst/p_m_inst/red_reg[2]_0
    SLICE_X73Y163        LUT2 (Prop_lut2_I0_O)        0.124    10.313 f  VGA_inst/p_m_inst/red[0]_i_62/O
                         net (fo=6, routed)           1.556    11.870    VGA_inst/p_m_inst/red_reg[0]_1
    SLICE_X77Y161        LUT3 (Prop_lut3_I0_O)        0.152    12.022 r  VGA_inst/p_m_inst/red[0]_i_61/O
                         net (fo=2, routed)           0.748    12.769    VGA_inst/p_m_inst/red[0]_i_61_n_0
    SLICE_X73Y160        LUT6 (Prop_lut6_I0_O)        0.326    13.095 f  VGA_inst/p_m_inst/red[3]_i_19/O
                         net (fo=1, routed)           0.794    13.890    VGA_inst/p_m_inst/red[3]_i_19_n_0
    SLICE_X79Y160        LUT6 (Prop_lut6_I3_O)        0.124    14.014 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=1, routed)           0.154    14.168    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X79Y160        LUT5 (Prop_lut5_I3_O)        0.124    14.292 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    14.292    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X79Y160        FDRE (Setup_fdre_C_D)        0.029    41.662    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                 27.370    

Slack (MET) :             31.121ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 1.120ns (12.895%)  route 7.566ns (87.105%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGA_inst/hcount_reg[4]/Q
                         net (fo=239, routed)         3.714     5.853    VGA_inst/p_m_inst/out[4]
    SLICE_X61Y159        LUT2 (Prop_lut2_I0_O)        0.152     6.005 f  VGA_inst/p_m_inst/is_display_i_7/O
                         net (fo=14, routed)          1.601     7.605    VGA_inst/p_m_inst/is_display_i_7_n_0
    SLICE_X62Y149        LUT6 (Prop_lut6_I2_O)        0.326     7.931 f  VGA_inst/p_m_inst/is_display_i_3/O
                         net (fo=1, routed)           0.670     8.602    VGA_inst/p_m_inst/is_display_i_3_n_0
    SLICE_X62Y149        LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=7, routed)           1.581    10.307    VGA_inst/p_m_inst/is_display_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X81Y160        FDRE (Setup_fdre_C_CE)      -0.205    41.428    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                 31.121    

Slack (MET) :             31.161ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/is_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.120ns (12.784%)  route 7.641ns (87.216%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGA_inst/hcount_reg[4]/Q
                         net (fo=239, routed)         3.714     5.853    VGA_inst/p_m_inst/out[4]
    SLICE_X61Y159        LUT2 (Prop_lut2_I0_O)        0.152     6.005 f  VGA_inst/p_m_inst/is_display_i_7/O
                         net (fo=14, routed)          1.601     7.605    VGA_inst/p_m_inst/is_display_i_7_n_0
    SLICE_X62Y149        LUT6 (Prop_lut6_I2_O)        0.326     7.931 f  VGA_inst/p_m_inst/is_display_i_3/O
                         net (fo=1, routed)           0.670     8.602    VGA_inst/p_m_inst/is_display_i_3_n_0
    SLICE_X62Y149        LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=7, routed)           1.656    10.382    VGA_inst/p_m_inst/is_display_i_1_n_0
    SLICE_X80Y147        FDRE                                         r  VGA_inst/p_m_inst/is_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    41.594    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y147        FDRE                                         r  VGA_inst/p_m_inst/is_display_reg/C
                         clock pessimism              0.077    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X80Y147        FDRE (Setup_fdre_C_D)       -0.031    41.542    VGA_inst/p_m_inst/is_display_reg
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 31.161    

Slack (MET) :             31.266ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.120ns (13.114%)  route 7.421ns (86.886%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGA_inst/hcount_reg[4]/Q
                         net (fo=239, routed)         3.714     5.853    VGA_inst/p_m_inst/out[4]
    SLICE_X61Y159        LUT2 (Prop_lut2_I0_O)        0.152     6.005 f  VGA_inst/p_m_inst/is_display_i_7/O
                         net (fo=14, routed)          1.601     7.605    VGA_inst/p_m_inst/is_display_i_7_n_0
    SLICE_X62Y149        LUT6 (Prop_lut6_I2_O)        0.326     7.931 f  VGA_inst/p_m_inst/is_display_i_3/O
                         net (fo=1, routed)           0.670     8.602    VGA_inst/p_m_inst/is_display_i_3_n_0
    SLICE_X62Y149        LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=7, routed)           1.436    10.162    VGA_inst/p_m_inst/is_display_i_1_n_0
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X79Y160        FDRE (Setup_fdre_C_CE)      -0.205    41.428    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 31.266    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 1.120ns (13.390%)  route 7.245ns (86.610%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.619     1.621    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VGA_inst/hcount_reg[4]/Q
                         net (fo=239, routed)         3.714     5.853    VGA_inst/p_m_inst/out[4]
    SLICE_X61Y159        LUT2 (Prop_lut2_I0_O)        0.152     6.005 f  VGA_inst/p_m_inst/is_display_i_7/O
                         net (fo=14, routed)          1.601     7.605    VGA_inst/p_m_inst/is_display_i_7_n_0
    SLICE_X62Y149        LUT6 (Prop_lut6_I2_O)        0.326     7.931 f  VGA_inst/p_m_inst/is_display_i_3/O
                         net (fo=1, routed)           0.670     8.602    VGA_inst/p_m_inst/is_display_i_3_n_0
    SLICE_X62Y149        LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=7, routed)           1.260     9.986    VGA_inst/p_m_inst/is_display_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.730    
                         clock uncertainty           -0.098    41.633    
    SLICE_X80Y159        FDRE (Setup_fdre_C_CE)      -0.169    41.464    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 31.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.139%)  route 0.157ns (42.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=233, routed)         0.157     0.887    VGA_inst/hcount[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I4_O)        0.045     0.932 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.932    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X62Y147        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.837    VGA_inst/clk_25
    SLICE_X62Y147        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism             -0.255     0.583    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.120     0.703    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.051%)  route 0.186ns (49.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA_inst/vcount_reg[7]/Q
                         net (fo=16, routed)          0.186     0.893    VGA_inst/vcount[7]
    SLICE_X65Y147        LUT6 (Prop_lut6_I1_O)        0.045     0.938 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.938    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X65Y147        FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X65Y147        FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X65Y147        FDRE (Hold_fdre_C_D)         0.091     0.674    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.866%)  route 0.194ns (48.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X62Y147        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=198, routed)         0.194     0.925    VGA_inst/hcount[0]
    SLICE_X62Y148        LUT5 (Prop_lut5_I1_O)        0.045     0.970 r  VGA_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.970    VGA_inst/hcount[4]_i_1_n_0
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.837    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[4]/C
                         clock pessimism             -0.255     0.583    
    SLICE_X62Y148        FDRE (Hold_fdre_C_D)         0.121     0.704    VGA_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.610%)  route 0.196ns (48.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X62Y147        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=198, routed)         0.196     0.927    VGA_inst/hcount[0]
    SLICE_X62Y148        LUT4 (Prop_lut4_I2_O)        0.045     0.972 r  VGA_inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.972    VGA_inst/hcount[3]_i_1_n_0
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.837    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[3]/C
                         clock pessimism             -0.255     0.583    
    SLICE_X62Y148        FDRE (Hold_fdre_C_D)         0.121     0.704    VGA_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.851%)  route 0.180ns (49.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA_inst/vcount_reg[6]/Q
                         net (fo=19, routed)          0.180     0.887    VGA_inst/vcount[6]
    SLICE_X65Y148        LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  VGA_inst/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.932    VGA_inst/vcount[9]_i_1_n_0
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[9]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X65Y148        FDRE (Hold_fdre_C_D)         0.092     0.659    VGA_inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.533%)  route 0.182ns (49.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.646     0.648    VGA_inst/clk_25
    SLICE_X65Y154        FDRE                                         r  VGA_inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  VGA_inst/hcount_reg[10]/Q
                         net (fo=55, routed)          0.182     0.971    VGA_inst/hcount[10]
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     1.016    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X65Y154        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.922     0.924    VGA_inst/clk_25
    SLICE_X65Y154        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism             -0.276     0.648    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092     0.740    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.966%)  route 0.178ns (46.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X66Y148        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=28, routed)          0.178     0.909    VGA_inst/vcount[3]
    SLICE_X65Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.954 r  VGA_inst/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.954    VGA_inst/vcount[6]_i_1_n_0
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X65Y148        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X65Y148        FDRE (Hold_fdre_C_D)         0.091     0.674    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/hcount_reg[1]/Q
                         net (fo=206, routed)         0.198     0.929    VGA_inst/hcount[1]
    SLICE_X62Y148        LUT3 (Prop_lut3_I1_O)        0.045     0.974 r  VGA_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.974    VGA_inst/hcount[2]_i_1_n_0
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.837    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[2]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X62Y148        FDRE (Hold_fdre_C_D)         0.121     0.688    VGA_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.469%)  route 0.213ns (50.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X66Y148        FDRE                                         r  VGA_inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/vcount_reg[2]/Q
                         net (fo=33, routed)          0.213     0.944    VGA_inst/vcount[2]
    SLICE_X66Y147        LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  VGA_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.989    VGA_inst/vcount[5]_i_1_n_0
    SLICE_X66Y147        FDRE                                         r  VGA_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837     0.839    VGA_inst/clk_25
    SLICE_X66Y147        FDRE                                         r  VGA_inst/vcount_reg[5]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X66Y147        FDRE (Hold_fdre_C_D)         0.120     0.703    VGA_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565     0.567    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_inst/hcount_reg[1]/Q
                         net (fo=206, routed)         0.198     0.929    VGA_inst/hcount[1]
    SLICE_X62Y148        LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  VGA_inst/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    VGA_inst/hcount[1]_i_1_n_0
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.837    VGA_inst/clk_25
    SLICE_X62Y148        FDRE                                         r  VGA_inst/hcount_reg[1]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X62Y148        FDRE (Hold_fdre_C_D)         0.120     0.687    VGA_inst/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y158    VGA_inst/p_m_inst/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y160    VGA_inst/p_m_inst/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y160    VGA_inst/p_m_inst/red_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y157    VGA_inst/p_m_inst/red_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y147    VGA_inst/p_m_inst/is_display_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y147    VGA_inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y154    VGA_inst/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y148    VGA_inst/hcount_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y157    VGA_inst/p_m_inst/red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y143    VGA_inst/vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y159    VGA_inst/p_m_inst/green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y158    VGA_inst/p_m_inst/green_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y158    VGA_inst/p_m_inst/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y158    VGA_inst/p_m_inst/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y160    VGA_inst/p_m_inst/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y160    VGA_inst/p_m_inst/red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y147    VGA_inst/p_m_inst/is_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y147    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y147    VGA_inst/p_m_inst/is_display_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y147    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y154    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y148    VGA_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y148    VGA_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y148    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y148    VGA_inst/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y147    VGA_inst/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y148    VGA_inst/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y148    VGA_inst/vcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.373ns (33.392%)  route 4.733ns (66.608%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.789     5.392    Single_Note_Inst/clk_100
    SLICE_X65Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y168        FDRE (Prop_fdre_C_Q)         0.419     5.811 r  Single_Note_Inst/lut_addr_2_reg[3]/Q
                         net (fo=110, routed)         1.881     7.691    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y172        LUT5 (Prop_lut5_I0_O)        0.324     8.015 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.739     8.755    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X59Y173        LUT6 (Prop_lut6_I1_O)        0.326     9.081 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.081    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X59Y173        MUXF7 (Prop_muxf7_I1_O)      0.245     9.326 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.326    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X59Y173        MUXF8 (Prop_muxf8_I0_O)      0.104     9.430 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.587    11.016    Single_Note_Inst/driver_inst/bbstub_spo[9][6]
    SLICE_X72Y170        LUT6 (Prop_lut6_I3_O)        0.316    11.332 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_1/O
                         net (fo=2, routed)           0.527    11.859    Single_Note_Inst/driver_inst/compare_reg[7]_0[3]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.983    Single_Note_Inst/driver_inst_n_12
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.384 r  Single_Note_Inst/pwm_level__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.384    Single_Note_Inst/pwm_level__0_carry__0_n_0
    SLICE_X73Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.498 r  Single_Note_Inst/pwm_level__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.498    Single_Note_Inst/driver_inst/D[11]
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.708    15.130    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X73Y171        FDRE (Setup_fdre_C_D)       -0.198    15.165    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.593ns (35.392%)  route 4.733ns (64.608%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.789     5.392    Single_Note_Inst/clk_100
    SLICE_X65Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y168        FDRE (Prop_fdre_C_Q)         0.419     5.811 r  Single_Note_Inst/lut_addr_2_reg[3]/Q
                         net (fo=110, routed)         1.881     7.691    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y172        LUT5 (Prop_lut5_I0_O)        0.324     8.015 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.739     8.755    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X59Y173        LUT6 (Prop_lut6_I1_O)        0.326     9.081 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.081    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X59Y173        MUXF7 (Prop_muxf7_I1_O)      0.245     9.326 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.326    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X59Y173        MUXF8 (Prop_muxf8_I0_O)      0.104     9.430 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.587    11.016    Single_Note_Inst/driver_inst/bbstub_spo[9][6]
    SLICE_X72Y170        LUT6 (Prop_lut6_I3_O)        0.316    11.332 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_1/O
                         net (fo=2, routed)           0.527    11.859    Single_Note_Inst/driver_inst/compare_reg[7]_0[3]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.983    Single_Note_Inst/driver_inst_n_12
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.384 r  Single_Note_Inst/pwm_level__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.384    Single_Note_Inst/pwm_level__0_carry__0_n_0
    SLICE_X73Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.718 r  Single_Note_Inst/pwm_level__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.718    Single_Note_Inst/driver_inst/D[9]
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.708    15.130    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X73Y171        FDRE (Setup_fdre_C_D)        0.062    15.425    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.498ns (34.544%)  route 4.733ns (65.456%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.789     5.392    Single_Note_Inst/clk_100
    SLICE_X65Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y168        FDRE (Prop_fdre_C_Q)         0.419     5.811 r  Single_Note_Inst/lut_addr_2_reg[3]/Q
                         net (fo=110, routed)         1.881     7.691    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y172        LUT5 (Prop_lut5_I0_O)        0.324     8.015 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.739     8.755    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X59Y173        LUT6 (Prop_lut6_I1_O)        0.326     9.081 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.081    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X59Y173        MUXF7 (Prop_muxf7_I1_O)      0.245     9.326 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.326    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X59Y173        MUXF8 (Prop_muxf8_I0_O)      0.104     9.430 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.587    11.016    Single_Note_Inst/driver_inst/bbstub_spo[9][6]
    SLICE_X72Y170        LUT6 (Prop_lut6_I3_O)        0.316    11.332 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_1/O
                         net (fo=2, routed)           0.527    11.859    Single_Note_Inst/driver_inst/compare_reg[7]_0[3]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.983    Single_Note_Inst/driver_inst_n_12
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.384 r  Single_Note_Inst/pwm_level__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.384    Single_Note_Inst/pwm_level__0_carry__0_n_0
    SLICE_X73Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.623 r  Single_Note_Inst/pwm_level__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.623    Single_Note_Inst/driver_inst/D[10]
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.708    15.130    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X73Y171        FDRE (Setup_fdre_C_D)        0.062    15.425    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 2.482ns (34.399%)  route 4.733ns (65.601%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.789     5.392    Single_Note_Inst/clk_100
    SLICE_X65Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y168        FDRE (Prop_fdre_C_Q)         0.419     5.811 r  Single_Note_Inst/lut_addr_2_reg[3]/Q
                         net (fo=110, routed)         1.881     7.691    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y172        LUT5 (Prop_lut5_I0_O)        0.324     8.015 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.739     8.755    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X59Y173        LUT6 (Prop_lut6_I1_O)        0.326     9.081 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.081    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X59Y173        MUXF7 (Prop_muxf7_I1_O)      0.245     9.326 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.326    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X59Y173        MUXF8 (Prop_muxf8_I0_O)      0.104     9.430 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.587    11.016    Single_Note_Inst/driver_inst/bbstub_spo[9][6]
    SLICE_X72Y170        LUT6 (Prop_lut6_I3_O)        0.316    11.332 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_1/O
                         net (fo=2, routed)           0.527    11.859    Single_Note_Inst/driver_inst/compare_reg[7]_0[3]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.983 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.983    Single_Note_Inst/driver_inst_n_12
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.384 r  Single_Note_Inst/pwm_level__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.384    Single_Note_Inst/pwm_level__0_carry__0_n_0
    SLICE_X73Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.607 r  Single_Note_Inst/pwm_level__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.607    Single_Note_Inst/driver_inst/D[8]
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.708    15.130    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y171        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X73Y171        FDRE (Setup_fdre_C_D)        0.062    15.425    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.915ns (27.821%)  route 4.968ns (72.179%))
  Logic Levels:           6  (CARRY4=1 LUT6=5)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.792     5.395    Single_Note_Inst/clk_100
    SLICE_X60Y164        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y164        FDRE (Prop_fdre_C_Q)         0.478     5.873 r  Single_Note_Inst/lut_addr_1_reg[3]/Q
                         net (fo=110, routed)         1.723     7.596    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y163        LUT6 (Prop_lut6_I0_O)        0.301     7.897 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.403     8.300    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     9.058    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X55Y165        LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.662    10.844    Single_Note_Inst/driver_inst/spo[4]
    SLICE_X72Y170        LUT6 (Prop_lut6_I0_O)        0.124    10.968 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_3/O
                         net (fo=2, routed)           0.546    11.514    Single_Note_Inst/driver_inst/compare_reg[7]_0[1]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.638 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.638    Single_Note_Inst/driver_inst_n_14
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.278 r  Single_Note_Inst/pwm_level__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.278    Single_Note_Inst/driver_inst/D[7]
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.427ns (35.347%)  route 4.439ns (64.653%))
  Logic Levels:           8  (CARRY4=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.792     5.395    Single_Note_Inst/clk_100
    SLICE_X60Y164        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y164        FDRE (Prop_fdre_C_Q)         0.478     5.873 r  Single_Note_Inst/lut_addr_1_reg[3]/Q
                         net (fo=110, routed)         1.493     7.366    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y165        LUT6 (Prop_lut6_I0_O)        0.301     7.667 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.667    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_18_n_0
    SLICE_X59Y165        MUXF7 (Prop_muxf7_I1_O)      0.245     7.912 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.912    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X59Y165        MUXF8 (Prop_muxf8_I0_O)      0.104     8.016 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.990     9.006    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X59Y166        LUT6 (Prop_lut6_I1_O)        0.316     9.322 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           1.230    10.552    Single_Note_Inst/driver_inst/spo[2]
    SLICE_X72Y169        LUT6 (Prop_lut6_I0_O)        0.124    10.676 r  Single_Note_Inst/driver_inst/pwm_level__0_carry_i_1/O
                         net (fo=2, routed)           0.725    11.402    Single_Note_Inst/driver_inst/compare_reg[3]_0[1]
    SLICE_X73Y169        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  Single_Note_Inst/driver_inst/pwm_level__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.526    Single_Note_Inst/driver_inst_n_16
    SLICE_X73Y169        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  Single_Note_Inst/pwm_level__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    Single_Note_Inst/pwm_level__0_carry_n_0
    SLICE_X73Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.261 r  Single_Note_Inst/pwm_level__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.261    Single_Note_Inst/driver_inst/D[5]
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.855ns (27.187%)  route 4.968ns (72.813%))
  Logic Levels:           6  (CARRY4=1 LUT6=5)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.792     5.395    Single_Note_Inst/clk_100
    SLICE_X60Y164        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y164        FDRE (Prop_fdre_C_Q)         0.478     5.873 r  Single_Note_Inst/lut_addr_1_reg[3]/Q
                         net (fo=110, routed)         1.723     7.596    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y163        LUT6 (Prop_lut6_I0_O)        0.301     7.897 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.403     8.300    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_7_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.635     9.058    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X55Y165        LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.662    10.844    Single_Note_Inst/driver_inst/spo[4]
    SLICE_X72Y170        LUT6 (Prop_lut6_I0_O)        0.124    10.968 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_3/O
                         net (fo=2, routed)           0.546    11.514    Single_Note_Inst/driver_inst/compare_reg[7]_0[1]
    SLICE_X73Y170        LUT6 (Prop_lut6_I0_O)        0.124    11.638 r  Single_Note_Inst/driver_inst/pwm_level__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.638    Single_Note_Inst/driver_inst_n_14
    SLICE_X73Y170        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.218 r  Single_Note_Inst/pwm_level__0_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.218    Single_Note_Inst/driver_inst/D[6]
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.316ns (34.285%)  route 4.439ns (65.715%))
  Logic Levels:           8  (CARRY4=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.792     5.395    Single_Note_Inst/clk_100
    SLICE_X60Y164        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y164        FDRE (Prop_fdre_C_Q)         0.478     5.873 r  Single_Note_Inst/lut_addr_1_reg[3]/Q
                         net (fo=110, routed)         1.493     7.366    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X59Y165        LUT6 (Prop_lut6_I0_O)        0.301     7.667 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.667    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_18_n_0
    SLICE_X59Y165        MUXF7 (Prop_muxf7_I1_O)      0.245     7.912 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.912    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X59Y165        MUXF8 (Prop_muxf8_I0_O)      0.104     8.016 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.990     9.006    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X59Y166        LUT6 (Prop_lut6_I1_O)        0.316     9.322 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           1.230    10.552    Single_Note_Inst/driver_inst/spo[2]
    SLICE_X72Y169        LUT6 (Prop_lut6_I0_O)        0.124    10.676 r  Single_Note_Inst/driver_inst/pwm_level__0_carry_i_1/O
                         net (fo=2, routed)           0.725    11.402    Single_Note_Inst/driver_inst/compare_reg[3]_0[1]
    SLICE_X73Y169        LUT6 (Prop_lut6_I0_O)        0.124    11.526 r  Single_Note_Inst/driver_inst/pwm_level__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.526    Single_Note_Inst/driver_inst_n_16
    SLICE_X73Y169        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  Single_Note_Inst/pwm_level__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    Single_Note_Inst/pwm_level__0_carry_n_0
    SLICE_X73Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.150 r  Single_Note_Inst/pwm_level__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    12.150    Single_Note_Inst/driver_inst/D[4]
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y170        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.261ns (34.686%)  route 4.257ns (65.314%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.832     5.435    Single_Note_Inst/clk_100
    SLICE_X79Y172        FDRE                                         r  Single_Note_Inst/lut_addr_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y172        FDRE (Prop_fdre_C_Q)         0.419     5.854 r  Single_Note_Inst/lut_addr_0_reg[3]/Q
                         net (fo=110, routed)         1.913     7.766    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X78Y169        LUT6 (Prop_lut6_I0_O)        0.296     8.062 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     8.062    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_21_n_0
    SLICE_X78Y169        MUXF7 (Prop_muxf7_I0_O)      0.241     8.303 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.303    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_9_n_0
    SLICE_X78Y169        MUXF8 (Prop_muxf8_I0_O)      0.098     8.401 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.825     9.227    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X78Y170        LUT6 (Prop_lut6_I3_O)        0.319     9.546 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.880    10.426    keyboard_inst/spo[1]
    SLICE_X73Y168        LUT5 (Prop_lut5_I0_O)        0.124    10.550 r  keyboard_inst/pwm_level__0_carry_i_10/O
                         net (fo=1, routed)           0.639    11.189    keyboard_inst/pwm_level__0_carry_i_10_n_0
    SLICE_X73Y169        LUT6 (Prop_lut6_I5_O)        0.124    11.313 r  keyboard_inst/pwm_level__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.313    Single_Note_Inst/note_arr_reg[2][0][0]
    SLICE_X73Y169        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.953 r  Single_Note_Inst/pwm_level__0_carry/O[3]
                         net (fo=1, routed)           0.000    11.953    Single_Note_Inst/driver_inst/D[3]
    SLICE_X73Y169        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y169        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y169        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.201ns (34.079%)  route 4.257ns (65.921%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.832     5.435    Single_Note_Inst/clk_100
    SLICE_X79Y172        FDRE                                         r  Single_Note_Inst/lut_addr_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y172        FDRE (Prop_fdre_C_Q)         0.419     5.854 r  Single_Note_Inst/lut_addr_0_reg[3]/Q
                         net (fo=110, routed)         1.913     7.766    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X78Y169        LUT6 (Prop_lut6_I0_O)        0.296     8.062 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     8.062    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_21_n_0
    SLICE_X78Y169        MUXF7 (Prop_muxf7_I0_O)      0.241     8.303 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.303    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_9_n_0
    SLICE_X78Y169        MUXF8 (Prop_muxf8_I0_O)      0.098     8.401 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.825     9.227    Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X78Y170        LUT6 (Prop_lut6_I3_O)        0.319     9.546 r  Single_Note_Inst/dmg0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.880    10.426    keyboard_inst/spo[1]
    SLICE_X73Y168        LUT5 (Prop_lut5_I0_O)        0.124    10.550 r  keyboard_inst/pwm_level__0_carry_i_10/O
                         net (fo=1, routed)           0.639    11.189    keyboard_inst/pwm_level__0_carry_i_10_n_0
    SLICE_X73Y169        LUT6 (Prop_lut6_I5_O)        0.124    11.313 r  keyboard_inst/pwm_level__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.313    Single_Note_Inst/note_arr_reg[2][0][0]
    SLICE_X73Y169        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.893 r  Single_Note_Inst/pwm_level__0_carry/O[2]
                         net (fo=1, routed)           0.000    11.893    Single_Note_Inst/driver_inst/D[2]
    SLICE_X73Y169        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.709    15.131    Single_Note_Inst/driver_inst/clk_100
    SLICE_X73Y169        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X73Y169        FDRE (Setup_fdre_C_D)        0.062    15.426    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  3.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.344%)  route 0.463ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.515    keyboard_inst/clk_100
    SLICE_X81Y146        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  keyboard_inst/note_reg[2]/Q
                         net (fo=6, routed)           0.463     2.119    keyboard_inst/note[2]
    SLICE_X77Y163        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.935     2.100    keyboard_inst/clk_100
    SLICE_X77Y163        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X77Y163        FDSE (Hold_fdse_C_D)         0.072     1.922    keyboard_inst/note_arr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[2][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.344%)  route 0.463ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.515    keyboard_inst/clk_100
    SLICE_X81Y146        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  keyboard_inst/note_reg[2]/Q
                         net (fo=6, routed)           0.463     2.119    keyboard_inst/note[2]
    SLICE_X76Y163        FDSE                                         r  keyboard_inst/note_arr_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.935     2.100    keyboard_inst/clk_100
    SLICE_X76Y163        FDSE                                         r  keyboard_inst/note_arr_reg[2][2]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X76Y163        FDSE (Hold_fdse_C_D)         0.063     1.913    keyboard_inst/note_arr_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.587%)  route 0.483ns (77.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y146        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y146        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  keyboard_inst/note_reg[0]/Q
                         net (fo=6, routed)           0.483     2.138    keyboard_inst/note[0]
    SLICE_X75Y160        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.938     2.103    keyboard_inst/clk_100
    SLICE_X75Y160        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
                         clock pessimism             -0.250     1.853    
    SLICE_X75Y160        FDRE (Hold_fdre_C_D)         0.072     1.925    keyboard_inst/note_arr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.515%)  route 0.485ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y146        FDRE                                         r  keyboard_inst/note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y146        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  keyboard_inst/note_reg[3]/Q
                         net (fo=6, routed)           0.485     2.140    keyboard_inst/note[3]
    SLICE_X75Y162        FDSE                                         r  keyboard_inst/note_arr_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.936     2.101    keyboard_inst/clk_100
    SLICE_X75Y162        FDSE                                         r  keyboard_inst/note_arr_reg[1][3]/C
                         clock pessimism             -0.250     1.851    
    SLICE_X75Y162        FDSE (Hold_fdse_C_D)         0.070     1.921    keyboard_inst/note_arr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.637     1.557    Single_Note_Inst/clk_100
    SLICE_X65Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y168        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Single_Note_Inst/lut_addr_2_reg[0]/Q
                         net (fo=107, routed)         0.143     1.841    Single_Note_Inst/lut_addr_2_reg__0[0]
    SLICE_X64Y168        LUT5 (Prop_lut5_I1_O)        0.045     1.886 r  Single_Note_Inst/lut_addr_2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    Single_Note_Inst/p_0_in__0[4]
    SLICE_X64Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.911     2.076    Single_Note_Inst/clk_100
    SLICE_X64Y168        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X64Y168        FDRE (Hold_fdre_C_D)         0.091     1.661    Single_Note_Inst/lut_addr_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.600     1.519    keyboard_inst/PS2/debounce/clk_100
    SLICE_X85Y144        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.144     1.804    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X85Y144        LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  keyboard_inst/PS2/debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    keyboard_inst/PS2/debounce/cnt0[3]_i_1_n_0
    SLICE_X85Y144        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.871     2.037    keyboard_inst/PS2/debounce/clk_100
    SLICE_X85Y144        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092     1.611    keyboard_inst/PS2/debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.195%)  route 0.524ns (78.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    keyboard_inst/clk_100
    SLICE_X79Y146        FDRE                                         r  keyboard_inst/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y146        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  keyboard_inst/note_reg[0]/Q
                         net (fo=6, routed)           0.524     2.179    keyboard_inst/note[0]
    SLICE_X73Y162        FDRE                                         r  keyboard_inst/note_arr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.936     2.101    keyboard_inst/clk_100
    SLICE_X73Y162        FDRE                                         r  keyboard_inst/note_arr_reg[1][0]/C
                         clock pessimism             -0.250     1.851    
    SLICE_X73Y162        FDRE (Hold_fdre_C_D)         0.072     1.923    keyboard_inst/note_arr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.637     1.557    Single_Note_Inst/clk_100
    SLICE_X59Y166        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Single_Note_Inst/lut_addr_1_reg[7]/Q
                         net (fo=12, routed)          0.180     1.878    Single_Note_Inst/lut_addr_1_reg__0[7]
    SLICE_X59Y166        LUT5 (Prop_lut5_I4_O)        0.042     1.920 r  Single_Note_Inst/lut_addr_1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.920    Single_Note_Inst/p_0_in[8]
    SLICE_X59Y166        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.910     2.075    Single_Note_Inst/clk_100
    SLICE_X59Y166        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[8]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X59Y166        FDRE (Hold_fdre_C_D)         0.107     1.664    Single_Note_Inst/lut_addr_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.657     1.577    Single_Note_Inst/clk_100
    SLICE_X75Y169        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y169        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  Single_Note_Inst/sine_count_0_reg[15]/Q
                         net (fo=2, routed)           0.117     1.835    Single_Note_Inst/sine_count_0_reg[15]
    SLICE_X75Y169        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.943 r  Single_Note_Inst/sine_count_0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    Single_Note_Inst/sine_count_0_reg[12]_i_1_n_4
    SLICE_X75Y169        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.930     2.095    Single_Note_Inst/clk_100
    SLICE_X75Y169        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[15]/C
                         clock pessimism             -0.518     1.577    
    SLICE_X75Y169        FDRE (Hold_fdre_C_D)         0.105     1.682    Single_Note_Inst/sine_count_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.659     1.579    Single_Note_Inst/clk_100
    SLICE_X75Y167        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  Single_Note_Inst/sine_count_0_reg[7]/Q
                         net (fo=2, routed)           0.117     1.837    Single_Note_Inst/sine_count_0_reg[11]_0[7]
    SLICE_X75Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  Single_Note_Inst/sine_count_0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    Single_Note_Inst/sine_count_0_reg[4]_i_1_n_4
    SLICE_X75Y167        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.932     2.097    Single_Note_Inst/clk_100
    SLICE_X75Y167        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[7]/C
                         clock pessimism             -0.518     1.579    
    SLICE_X75Y167        FDRE (Hold_fdre_C_D)         0.105     1.684    Single_Note_Inst/sine_count_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y164   Single_Note_Inst/lut_addr_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y164   Single_Note_Inst/lut_addr_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y164   Single_Note_Inst/lut_addr_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y164   Single_Note_Inst/lut_addr_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y165   Single_Note_Inst/lut_addr_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y164   Single_Note_Inst/lut_addr_1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y165   Single_Note_Inst/lut_addr_1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y164   Single_Note_Inst/sine_count_1_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y162   Single_Note_Inst/sine_count_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y146   keyboard_inst/ena_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y167   Single_Note_Inst/sine_count_0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y167   Single_Note_Inst/sine_count_0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y167   Single_Note_Inst/sine_count_0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y167   Single_Note_Inst/sine_count_0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y162   Single_Note_Inst/sine_count_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y162   Single_Note_Inst/sine_count_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y162   Single_Note_Inst/sine_count_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y162   Single_Note_Inst/sine_count_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y173   Single_Note_Inst/driver_inst/pwm_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y144   keyboard_inst/PS2/debounce/Iv0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y145   keyboard_inst/PS2/debounce/O0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y144   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y144   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y144   keyboard_inst/PS2/debounce/cnt0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y144   keyboard_inst/PS2/debounce/cnt0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y144   keyboard_inst/PS2/debounce/cnt0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y168   Single_Note_Inst/lut_addr_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y168   Single_Note_Inst/lut_addr_2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y168   Single_Note_Inst/lut_addr_2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.891ns,  Total Violation       -2.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.045ns  (logic 1.958ns (27.793%)  route 5.087ns (72.207%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    5.447ns = ( 35.447 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.844    35.447    keyboard_inst/clk_100
    SLICE_X77Y164        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y164        FDSE (Prop_fdse_C_Q)         0.419    35.866 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=29, routed)          0.750    36.616    keyboard_inst/note_out[0][3]
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.299    36.915 r  keyboard_inst/red[3]_i_332/O
                         net (fo=4, routed)           0.997    37.912    keyboard_inst/red[3]_i_332_n_0
    SLICE_X72Y165        LUT6 (Prop_lut6_I1_O)        0.124    38.036 f  keyboard_inst/green[0]_i_78/O
                         net (fo=2, routed)           0.446    38.482    VGA_inst/p_m_inst/note_arr_reg[0][0]_0
    SLICE_X72Y165        LUT3 (Prop_lut3_I0_O)        0.124    38.606 r  VGA_inst/p_m_inst/green[0]_i_65/O
                         net (fo=3, routed)           0.570    39.176    VGA_inst/p_m_inst/green[0]_i_65_n_0
    SLICE_X73Y164        LUT4 (Prop_lut4_I0_O)        0.124    39.300 r  VGA_inst/p_m_inst/green[2]_i_267/O
                         net (fo=1, routed)           0.300    39.600    VGA_inst/p_m_inst/green[2]_i_267_n_0
    SLICE_X77Y164        LUT6 (Prop_lut6_I2_O)        0.124    39.724 r  VGA_inst/p_m_inst/green[2]_i_229/O
                         net (fo=1, routed)           0.642    40.365    VGA_inst/p_m_inst/green[2]_i_229_n_0
    SLICE_X76Y160        LUT6 (Prop_lut6_I3_O)        0.124    40.489 r  VGA_inst/p_m_inst/green[2]_i_159/O
                         net (fo=1, routed)           0.592    41.082    VGA_inst/p_m_inst/green[2]_i_159_n_0
    SLICE_X78Y159        LUT6 (Prop_lut6_I2_O)        0.124    41.206 r  VGA_inst/p_m_inst/green[2]_i_106/O
                         net (fo=1, routed)           0.161    41.367    VGA_inst/p_m_inst/green[2]_i_106_n_0
    SLICE_X78Y159        LUT6 (Prop_lut6_I2_O)        0.124    41.491 r  VGA_inst/p_m_inst/green[2]_i_64/O
                         net (fo=1, routed)           0.303    41.794    VGA_inst/p_m_inst/green[2]_i_64_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    41.918 r  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.161    42.079    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    42.203 r  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.165    42.368    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.124    42.492 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    42.492    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.722    41.725    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.725    
                         clock uncertainty           -0.202    41.523    
    SLICE_X78Y158        FDRE (Setup_fdre_C_D)        0.077    41.600    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.600    
                         arrival time                         -42.492    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.968ns  (logic 2.082ns (29.879%)  route 4.886ns (70.121%))
  Logic Levels:           12  (LUT3=2 LUT6=10)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    5.447ns = ( 35.447 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.844    35.447    keyboard_inst/clk_100
    SLICE_X77Y164        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y164        FDSE (Prop_fdse_C_Q)         0.419    35.866 f  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=29, routed)          0.750    36.616    keyboard_inst/note_out[0][3]
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.299    36.915 f  keyboard_inst/red[3]_i_332/O
                         net (fo=4, routed)           0.749    37.664    keyboard_inst/red[3]_i_332_n_0
    SLICE_X72Y163        LUT6 (Prop_lut6_I4_O)        0.124    37.788 r  keyboard_inst/red[0]_i_131/O
                         net (fo=4, routed)           0.537    38.325    VGA_inst/p_m_inst/note_arr_reg[2][0]
    SLICE_X72Y162        LUT3 (Prop_lut3_I0_O)        0.124    38.449 r  VGA_inst/p_m_inst/red[2]_i_369/O
                         net (fo=1, routed)           0.161    38.610    VGA_inst/p_m_inst/red[2]_i_369_n_0
    SLICE_X72Y162        LUT6 (Prop_lut6_I5_O)        0.124    38.734 r  VGA_inst/p_m_inst/red[2]_i_355/O
                         net (fo=1, routed)           0.495    39.229    VGA_inst/p_m_inst/red[2]_i_355_n_0
    SLICE_X73Y162        LUT6 (Prop_lut6_I2_O)        0.124    39.353 r  VGA_inst/p_m_inst/red[2]_i_332/O
                         net (fo=1, routed)           0.587    39.940    VGA_inst/p_m_inst/red[2]_i_332_n_0
    SLICE_X74Y160        LUT6 (Prop_lut6_I4_O)        0.124    40.064 f  VGA_inst/p_m_inst/red[2]_i_281/O
                         net (fo=1, routed)           0.165    40.229    VGA_inst/p_m_inst/red[2]_i_281_n_0
    SLICE_X74Y160        LUT6 (Prop_lut6_I2_O)        0.124    40.353 f  VGA_inst/p_m_inst/red[2]_i_208/O
                         net (fo=1, routed)           0.303    40.656    VGA_inst/p_m_inst/red[2]_i_208_n_0
    SLICE_X74Y159        LUT6 (Prop_lut6_I3_O)        0.124    40.780 r  VGA_inst/p_m_inst/red[2]_i_129/O
                         net (fo=1, routed)           0.430    41.210    VGA_inst/p_m_inst/red[2]_i_129_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I3_O)        0.124    41.334 r  VGA_inst/p_m_inst/red[2]_i_59/O
                         net (fo=1, routed)           0.151    41.486    VGA_inst/p_m_inst/red[2]_i_59_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I3_O)        0.124    41.610 r  VGA_inst/p_m_inst/red[2]_i_22/O
                         net (fo=1, routed)           0.154    41.764    VGA_inst/p_m_inst/red[2]_i_22_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.124    41.888 r  VGA_inst/p_m_inst/red[2]_i_6/O
                         net (fo=1, routed)           0.403    42.291    VGA_inst/p_m_inst/red[2]_i_6_n_0
    SLICE_X75Y157        LUT6 (Prop_lut6_I4_O)        0.124    42.415 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    42.415    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.724    
                         clock uncertainty           -0.202    41.522    
    SLICE_X75Y157        FDRE (Setup_fdre_C_D)        0.032    41.554    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.554    
                         arrival time                         -42.415    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.345ns  (logic 1.586ns (24.994%)  route 4.759ns (75.006%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    5.447ns = ( 35.447 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.844    35.447    keyboard_inst/clk_100
    SLICE_X77Y164        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y164        FDSE (Prop_fdse_C_Q)         0.419    35.866 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=29, routed)          0.750    36.616    keyboard_inst/note_out[0][3]
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.299    36.915 r  keyboard_inst/red[3]_i_332/O
                         net (fo=4, routed)           0.997    37.912    keyboard_inst/red[3]_i_332_n_0
    SLICE_X72Y165        LUT6 (Prop_lut6_I1_O)        0.124    38.036 f  keyboard_inst/green[0]_i_78/O
                         net (fo=2, routed)           0.446    38.482    VGA_inst/p_m_inst/note_arr_reg[0][0]_0
    SLICE_X72Y165        LUT3 (Prop_lut3_I0_O)        0.124    38.606 r  VGA_inst/p_m_inst/green[0]_i_65/O
                         net (fo=3, routed)           0.586    39.192    VGA_inst/p_m_inst/green[0]_i_65_n_0
    SLICE_X77Y163        LUT6 (Prop_lut6_I0_O)        0.124    39.316 r  VGA_inst/p_m_inst/green[3]_i_69/O
                         net (fo=1, routed)           0.621    39.937    VGA_inst/p_m_inst/green[3]_i_69_n_0
    SLICE_X75Y162        LUT6 (Prop_lut6_I5_O)        0.124    40.061 r  VGA_inst/p_m_inst/green[3]_i_30/O
                         net (fo=1, routed)           0.757    40.818    VGA_inst/p_m_inst/green[3]_i_30_n_0
    SLICE_X72Y160        LUT4 (Prop_lut4_I3_O)        0.124    40.942 r  VGA_inst/p_m_inst/green[3]_i_12/O
                         net (fo=1, routed)           0.300    41.241    VGA_inst/p_m_inst/green[3]_i_12_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I4_O)        0.124    41.365 r  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=1, routed)           0.303    41.668    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    41.792 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    41.792    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.722    41.725    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.725    
                         clock uncertainty           -0.202    41.523    
    SLICE_X72Y158        FDRE (Setup_fdre_C_D)        0.029    41.552    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.552    
                         arrival time                         -41.792    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.200ns  (logic 1.800ns (29.032%)  route 4.400ns (70.968%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    5.450ns = ( 35.450 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.847    35.450    keyboard_inst/clk_100
    SLICE_X75Y160        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDRE (Prop_fdre_C_Q)         0.456    35.906 f  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=19, routed)          0.675    36.581    keyboard_inst/note_out[2][0]
    SLICE_X73Y162        LUT2 (Prop_lut2_I1_O)        0.124    36.705 r  keyboard_inst/green[0]_i_54/O
                         net (fo=5, routed)           0.845    37.549    keyboard_inst/green[0]_i_54_n_0
    SLICE_X73Y163        LUT6 (Prop_lut6_I3_O)        0.124    37.673 f  keyboard_inst/red[3]_i_245/O
                         net (fo=5, routed)           0.617    38.291    VGA_inst/p_m_inst/octave_arr_reg[1][0]
    SLICE_X73Y164        LUT3 (Prop_lut3_I1_O)        0.150    38.441 f  VGA_inst/p_m_inst/red[0]_i_132/O
                         net (fo=1, routed)           0.659    39.100    VGA_inst/p_m_inst/red[0]_i_132_n_0
    SLICE_X81Y161        LUT6 (Prop_lut6_I5_O)        0.326    39.426 r  VGA_inst/p_m_inst/red[0]_i_128/O
                         net (fo=1, routed)           0.520    39.946    VGA_inst/p_m_inst/red[0]_i_128_n_0
    SLICE_X80Y161        LUT6 (Prop_lut6_I1_O)        0.124    40.070 f  VGA_inst/p_m_inst/red[0]_i_106/O
                         net (fo=1, routed)           0.402    40.473    VGA_inst/p_m_inst/red[0]_i_106_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I2_O)        0.124    40.597 r  VGA_inst/p_m_inst/red[0]_i_64/O
                         net (fo=1, routed)           0.264    40.861    VGA_inst/p_m_inst/red[0]_i_64_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I5_O)        0.124    40.985 f  VGA_inst/p_m_inst/red[0]_i_15/O
                         net (fo=1, routed)           0.154    41.139    VGA_inst/p_m_inst/red[0]_i_15_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I2_O)        0.124    41.263 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.263    41.526    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I1_O)        0.124    41.650 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    41.650    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.724    
                         clock uncertainty           -0.202    41.522    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.031    41.553    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                         -41.650    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.041ns  (logic 1.462ns (24.200%)  route 4.579ns (75.800%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    5.447ns = ( 35.447 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.844    35.447    keyboard_inst/clk_100
    SLICE_X77Y164        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y164        FDSE (Prop_fdse_C_Q)         0.419    35.866 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=29, routed)          0.750    36.616    keyboard_inst/note_out[0][3]
    SLICE_X76Y164        LUT3 (Prop_lut3_I1_O)        0.299    36.915 r  keyboard_inst/red[3]_i_332/O
                         net (fo=4, routed)           0.997    37.912    keyboard_inst/red[3]_i_332_n_0
    SLICE_X72Y165        LUT6 (Prop_lut6_I1_O)        0.124    38.036 f  keyboard_inst/green[0]_i_78/O
                         net (fo=2, routed)           0.446    38.482    VGA_inst/p_m_inst/note_arr_reg[0][0]_0
    SLICE_X72Y165        LUT3 (Prop_lut3_I0_O)        0.124    38.606 r  VGA_inst/p_m_inst/green[0]_i_65/O
                         net (fo=3, routed)           0.906    39.512    VGA_inst/p_m_inst/green[0]_i_65_n_0
    SLICE_X77Y160        LUT5 (Prop_lut5_I2_O)        0.124    39.636 r  VGA_inst/p_m_inst/green[0]_i_36/O
                         net (fo=1, routed)           0.573    40.209    VGA_inst/p_m_inst/green[0]_i_36_n_0
    SLICE_X77Y161        LUT6 (Prop_lut6_I4_O)        0.124    40.333 f  VGA_inst/p_m_inst/green[0]_i_12/O
                         net (fo=1, routed)           0.470    40.802    VGA_inst/p_m_inst/green[0]_i_12_n_0
    SLICE_X78Y160        LUT6 (Prop_lut6_I5_O)        0.124    40.926 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.438    41.364    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X80Y159        LUT6 (Prop_lut6_I1_O)        0.124    41.488 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    41.488    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.724    
                         clock uncertainty           -0.202    41.522    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.077    41.599    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.599    
                         arrival time                         -41.488    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.887ns  (logic 1.676ns (28.468%)  route 4.211ns (71.532%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 41.724 - 40.000 ) 
    Source Clock Delay      (SCD):    5.447ns = ( 35.447 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.844    35.447    keyboard_inst/clk_100
    SLICE_X73Y163        FDRE                                         r  keyboard_inst/note_arr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y163        FDRE (Prop_fdre_C_Q)         0.456    35.903 r  keyboard_inst/note_arr_reg[1][1]/Q
                         net (fo=18, routed)          0.611    36.513    keyboard_inst/note_out[1][1]
    SLICE_X73Y162        LUT2 (Prop_lut2_I1_O)        0.150    36.663 r  keyboard_inst/red[0]_i_108/O
                         net (fo=5, routed)           1.050    37.714    keyboard_inst/red[0]_i_108_n_0
    SLICE_X76Y162        LUT6 (Prop_lut6_I0_O)        0.326    38.040 r  keyboard_inst/red[0]_i_127/O
                         net (fo=4, routed)           0.433    38.473    VGA_inst/p_m_inst/note_arr_reg[1][0]_1
    SLICE_X74Y161        LUT5 (Prop_lut5_I4_O)        0.124    38.597 r  VGA_inst/p_m_inst/red[0]_i_105/O
                         net (fo=2, routed)           0.893    39.489    VGA_inst/p_m_inst/red[0]_i_105_n_0
    SLICE_X77Y159        LUT6 (Prop_lut6_I3_O)        0.124    39.613 r  VGA_inst/p_m_inst/red[3]_i_153/O
                         net (fo=1, routed)           0.264    39.878    VGA_inst/p_m_inst/red[3]_i_153_n_0
    SLICE_X77Y159        LUT6 (Prop_lut6_I5_O)        0.124    40.002 f  VGA_inst/p_m_inst/red[3]_i_66/O
                         net (fo=1, routed)           0.468    40.470    VGA_inst/p_m_inst/red[3]_i_66_n_0
    SLICE_X78Y160        LUT6 (Prop_lut6_I4_O)        0.124    40.594 f  VGA_inst/p_m_inst/red[3]_i_20/O
                         net (fo=1, routed)           0.338    40.932    VGA_inst/p_m_inst/red[3]_i_20_n_0
    SLICE_X79Y160        LUT6 (Prop_lut6_I4_O)        0.124    41.056 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=1, routed)           0.154    41.210    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X79Y160        LUT5 (Prop_lut5_I3_O)        0.124    41.334 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    41.334    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.721    41.724    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.724    
                         clock uncertainty           -0.202    41.522    
    SLICE_X79Y160        FDRE (Setup_fdre_C_D)        0.029    41.551    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.551    
                         arrival time                         -41.334    
  -------------------------------------------------------------------
                         slack                                  0.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.276ns (28.849%)  route 0.681ns (71.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.661     1.581    keyboard_inst/clk_100
    SLICE_X75Y163        FDSE                                         r  keyboard_inst/note_arr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDSE (Prop_fdse_C_Q)         0.141     1.722 r  keyboard_inst/note_arr_reg[0][2]/Q
                         net (fo=29, routed)          0.394     2.116    keyboard_inst/note_out[0][2]
    SLICE_X79Y161        LUT6 (Prop_lut6_I2_O)        0.045     2.161 f  keyboard_inst/red[3]_i_16/O
                         net (fo=3, routed)           0.235     2.396    VGA_inst/p_m_inst/note_arr_reg[0][2]
    SLICE_X79Y160        LUT6 (Prop_lut6_I0_O)        0.045     2.441 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=1, routed)           0.051     2.493    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X79Y160        LUT5 (Prop_lut5_I3_O)        0.045     2.538 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.538    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.941     0.943    VGA_inst/p_m_inst/clk_out1
    SLICE_X79Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.202     1.145    
    SLICE_X79Y160        FDRE (Hold_fdre_C_D)         0.091     1.236    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.397ns (33.707%)  route 0.781ns (66.293%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.661     1.581    keyboard_inst/clk_100
    SLICE_X72Y162        FDRE                                         r  keyboard_inst/note_arr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.141     1.722 r  keyboard_inst/note_arr_reg[2][1]/Q
                         net (fo=19, routed)          0.311     2.033    keyboard_inst/note_out[2][1]
    SLICE_X81Y161        LUT6 (Prop_lut6_I4_O)        0.045     2.078 r  keyboard_inst/red[3]_i_48/O
                         net (fo=2, routed)           0.064     2.142    keyboard_inst/red[3]_i_48_n_0
    SLICE_X81Y161        LUT6 (Prop_lut6_I0_O)        0.045     2.187 f  keyboard_inst/green[0]_i_20/O
                         net (fo=3, routed)           0.229     2.416    VGA_inst/p_m_inst/note_arr_reg[1][0]
    SLICE_X80Y159        LUT3 (Prop_lut3_I0_O)        0.048     2.464 r  VGA_inst/p_m_inst/green[0]_i_5/O
                         net (fo=1, routed)           0.176     2.641    VGA_inst/p_m_inst/green[0]_i_5_n_0
    SLICE_X80Y159        LUT6 (Prop_lut6_I4_O)        0.118     2.759 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.759    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.942     0.944    VGA_inst/p_m_inst/clk_out1
    SLICE_X80Y159        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.944    
                         clock uncertainty            0.202     1.146    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.120     1.266    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.411ns (29.898%)  route 0.964ns (70.102%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.661     1.581    keyboard_inst/clk_100
    SLICE_X75Y163        FDSE                                         r  keyboard_inst/note_arr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDSE (Prop_fdse_C_Q)         0.141     1.722 f  keyboard_inst/note_arr_reg[0][2]/Q
                         net (fo=29, routed)          0.394     2.116    keyboard_inst/note_out[0][2]
    SLICE_X79Y161        LUT6 (Prop_lut6_I2_O)        0.045     2.161 r  keyboard_inst/red[3]_i_16/O
                         net (fo=3, routed)           0.153     2.314    VGA_inst/p_m_inst/note_arr_reg[0][2]
    SLICE_X79Y159        LUT6 (Prop_lut6_I4_O)        0.045     2.359 f  VGA_inst/p_m_inst/green[2]_i_105/O
                         net (fo=1, routed)           0.198     2.558    VGA_inst/p_m_inst/green[2]_i_105_n_0
    SLICE_X78Y159        LUT6 (Prop_lut6_I1_O)        0.045     2.603 r  VGA_inst/p_m_inst/green[2]_i_64/O
                         net (fo=1, routed)           0.108     2.711    VGA_inst/p_m_inst/green[2]_i_64_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.045     2.756 r  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.054     2.810    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.045     2.855 r  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.056     2.911    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X78Y158        LUT6 (Prop_lut6_I3_O)        0.045     2.956 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.956    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.942     0.944    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.944    
                         clock uncertainty            0.202     1.146    
    SLICE_X78Y158        FDRE (Hold_fdre_C_D)         0.120     1.266    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.366ns (27.046%)  route 0.987ns (72.954%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.662     1.582    keyboard_inst/clk_100
    SLICE_X75Y162        FDSE                                         r  keyboard_inst/note_arr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y162        FDSE (Prop_fdse_C_Q)         0.141     1.723 f  keyboard_inst/note_arr_reg[1][3]/Q
                         net (fo=21, routed)          0.422     2.145    keyboard_inst/note_out[1][3]
    SLICE_X74Y161        LUT6 (Prop_lut6_I2_O)        0.045     2.190 r  keyboard_inst/red[3]_i_59/O
                         net (fo=3, routed)           0.180     2.369    VGA_inst/p_m_inst/note_arr_reg[1][3]_0
    SLICE_X72Y160        LUT3 (Prop_lut3_I0_O)        0.045     2.414 r  VGA_inst/p_m_inst/green[3]_i_28/O
                         net (fo=2, routed)           0.159     2.574    VGA_inst/p_m_inst/green[3]_i_28_n_0
    SLICE_X72Y160        LUT4 (Prop_lut4_I0_O)        0.045     2.619 r  VGA_inst/p_m_inst/green[3]_i_12/O
                         net (fo=1, routed)           0.114     2.732    VGA_inst/p_m_inst/green[3]_i_12_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I4_O)        0.045     2.777 r  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=1, routed)           0.113     2.890    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.045     2.935 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.935    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.941     0.943    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y158        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.202     1.145    
    SLICE_X72Y158        FDRE (Hold_fdre_C_D)         0.091     1.236    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.435ns (30.550%)  route 0.989ns (69.450%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.661     1.581    keyboard_inst/clk_100
    SLICE_X75Y163        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDRE (Prop_fdre_C_Q)         0.141     1.722 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=27, routed)          0.147     1.869    keyboard_inst/note_out[0][1]
    SLICE_X74Y163        LUT2 (Prop_lut2_I1_O)        0.048     1.917 r  keyboard_inst/red[0]_i_109/O
                         net (fo=5, routed)           0.317     2.234    keyboard_inst/red[0]_i_109_n_0
    SLICE_X79Y158        LUT6 (Prop_lut6_I5_O)        0.111     2.345 r  keyboard_inst/red[0]_i_65/O
                         net (fo=4, routed)           0.230     2.575    VGA_inst/p_m_inst/note_arr_reg[2][0]_2
    SLICE_X79Y159        LUT3 (Prop_lut3_I1_O)        0.045     2.620 r  VGA_inst/p_m_inst/red[0]_i_16/O
                         net (fo=2, routed)           0.213     2.833    VGA_inst/p_m_inst/red[0]_i_16_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I3_O)        0.045     2.878 r  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.082     2.960    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X81Y160        LUT6 (Prop_lut6_I1_O)        0.045     3.005 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000     3.005    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.941     0.943    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y160        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.202     1.145    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     1.237    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.823ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.366ns (24.745%)  route 1.113ns (75.255%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.661     1.581    keyboard_inst/clk_100
    SLICE_X72Y162        FDRE                                         r  keyboard_inst/note_arr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.141     1.722 f  keyboard_inst/note_arr_reg[2][1]/Q
                         net (fo=19, routed)          0.249     1.970    keyboard_inst/note_out[2][1]
    SLICE_X79Y163        LUT2 (Prop_lut2_I1_O)        0.045     2.015 r  keyboard_inst/red[3]_i_44/O
                         net (fo=5, routed)           0.292     2.307    keyboard_inst/red[3]_i_44_n_0
    SLICE_X77Y159        LUT6 (Prop_lut6_I5_O)        0.045     2.352 r  keyboard_inst/red[3]_i_13/O
                         net (fo=5, routed)           0.279     2.631    VGA_inst/p_m_inst/note_arr_reg[0][0]
    SLICE_X74Y158        LUT6 (Prop_lut6_I4_O)        0.045     2.676 f  VGA_inst/p_m_inst/red[2]_i_23/O
                         net (fo=1, routed)           0.158     2.834    VGA_inst/p_m_inst/red[2]_i_23_n_0
    SLICE_X75Y158        LUT6 (Prop_lut6_I2_O)        0.045     2.879 r  VGA_inst/p_m_inst/red[2]_i_6/O
                         net (fo=1, routed)           0.136     3.015    VGA_inst/p_m_inst/red[2]_i_6_n_0
    SLICE_X75Y157        LUT6 (Prop_lut6_I4_O)        0.045     3.060 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.060    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.941     0.943    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y157        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.202     1.145    
    SLICE_X75Y157        FDRE (Hold_fdre_C_D)         0.092     1.237    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.823    





