#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter.\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [data_in0](data_in0) module"]
pub type DATA_IN0 = crate::Reg<u32, _DATA_IN0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DATA_IN0;
#[doc = "`write(|w| ..)` method takes [data_in0::W](data_in0::W) writer structure"]
impl crate::Writable for DATA_IN0 {}
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter."]
pub mod data_in0;
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter.\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [data_in1](data_in1) module"]
pub type DATA_IN1 = crate::Reg<u32, _DATA_IN1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DATA_IN1;
#[doc = "`write(|w| ..)` method takes [data_in1::W](data_in1::W) writer structure"]
impl crate::Writable for DATA_IN1 {}
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter."]
pub mod data_in1;
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter.\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [data_in2](data_in2) module"]
pub type DATA_IN2 = crate::Reg<u32, _DATA_IN2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DATA_IN2;
#[doc = "`write(|w| ..)` method takes [data_in2::W](data_in2::W) writer structure"]
impl crate::Writable for DATA_IN2 {}
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter."]
pub mod data_in2;
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter.\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [data_in3](data_in3) module"]
pub type DATA_IN3 = crate::Reg<u32, _DATA_IN3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DATA_IN3;
#[doc = "`write(|w| ..)` method takes [data_in3::W](data_in3::W) writer structure"]
impl crate::Writable for DATA_IN3 {}
#[doc = "Input Data Registers. Loaded into the internal State register upon starting encryption/decryption of the next block. After that, the processor can update the Input Data Register. The order in which the registers are written does not matter."]
pub mod data_in3;
