INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/ip/instruction_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/ip/instruction_ROM/sim/instruction_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/ip/BRAM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/ip/BRAM/sim/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ControlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Datapath
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sources_1/new/myRISC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myRISC
INFO: [VRFC 10-163] Analyzing VHDL file "P:/15spring/engs128/workspace/Brett_and_Matt/final_project/final_project/final_project.srcs/sim_1/new/myRISC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myRISC_TB
