###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:35:08 2023
#  Design:            system_top
#  Command:           clockDesign -specFile clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################

DontTouchNet
+ scan_clk
+ scan_clk__L1_N0
+ scan_clk__L2_N0
+ scan_clk__L2_N1
+ multiplexed_UART_clk
+ scan_clk__L3_N0
+ U_clock_divider/multiplexed_UART_clk__Fence_N0
+ multiplexed_UART_clk__L1_N0
+ scan_clk__L4_N0
+ multiplexed_UART_clk__L2_N0
+ multiplexed_UART_transmitter_clk
+ multiplexed_reference_clk
+ multiplexed_UART_clk__L3_N0
+ multiplexed_UART_transmitter_clk__L1_N0
+ multiplexed_reference_clk__L1_N0
+ multiplexed_UART_clk__L4_N0
+ ALU_clk
+ multiplexed_reference_clk__L2_N0
+ multiplexed_UART_clk__L5_N0
+ ALU_clk__L1_N0
+ multiplexed_reference_clk__L3_N0
+ multiplexed_reference_clk__L3_N1
+ multiplexed_reference_clk__L3_N2
+ multiplexed_UART_clk__L6_N0
+ multiplexed_UART_clk__L7_N0
+ multiplexed_UART_clk__L8_N0
+ multiplexed_UART_clk__L9_N0
+ multiplexed_UART_clk__L9_N1

DontTouchFromToPin
+ scan_clk__L1_I0/A scan_clk__L1_I0/Y
+ scan_clk__L2_I0/A scan_clk__L2_I0/Y
+ scan_clk__L2_I1/A scan_clk__L2_I1/Y
+ U_UART_clock_multiplexer/U1/B U_UART_clock_multiplexer/U1/Y
+ scan_clk__L3_I0/A scan_clk__L3_I0/Y
+ U_clock_divider/multiplexed_UART_clk__Fence_I0/A U_clock_divider/multiplexed_UART_clk__Fence_I0/Y
+ multiplexed_UART_clk__L1_I0/A multiplexed_UART_clk__L1_I0/Y
+ scan_clk__L4_I0/A scan_clk__L4_I0/Y
+ multiplexed_UART_clk__L2_I0/A multiplexed_UART_clk__L2_I0/Y
+ U_UART_transmitter_clock_multiplexer/U1/B U_UART_transmitter_clock_multiplexer/U1/Y
+ U_reference_clock_multiplexer/U1/B U_reference_clock_multiplexer/U1/Y
+ multiplexed_UART_clk__L3_I0/A multiplexed_UART_clk__L3_I0/Y
+ multiplexed_UART_transmitter_clk__L1_I0/A multiplexed_UART_transmitter_clk__L1_I0/Y
+ multiplexed_reference_clk__L1_I0/A multiplexed_reference_clk__L1_I0/Y
+ multiplexed_UART_clk__L4_I0/A multiplexed_UART_clk__L4_I0/Y
+ U_clock_gating_cell/U_ICG_cell/CK U_clock_gating_cell/U_ICG_cell/ECK
+ multiplexed_reference_clk__L2_I0/A multiplexed_reference_clk__L2_I0/Y
+ multiplexed_UART_clk__L5_I0/A multiplexed_UART_clk__L5_I0/Y
+ ALU_clk__L1_I0/A ALU_clk__L1_I0/Y
+ multiplexed_reference_clk__L3_I0/A multiplexed_reference_clk__L3_I0/Y
+ multiplexed_reference_clk__L3_I1/A multiplexed_reference_clk__L3_I1/Y
+ multiplexed_reference_clk__L3_I2/A multiplexed_reference_clk__L3_I2/Y
+ multiplexed_UART_clk__L6_I0/A multiplexed_UART_clk__L6_I0/Y
+ multiplexed_UART_clk__L7_I0/A multiplexed_UART_clk__L7_I0/Y
+ multiplexed_UART_clk__L8_I0/A multiplexed_UART_clk__L8_I0/Y
+ multiplexed_UART_clk__L9_I0/A multiplexed_UART_clk__L9_I0/Y
+ multiplexed_UART_clk__L9_I1/A multiplexed_UART_clk__L9_I1/Y
