// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_L2_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_11_din,
        connect_11_num_data_valid,
        connect_11_fifo_cap,
        connect_11_full_n,
        connect_11_write,
        bound4,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] connect_11_din;
input  [6:0] connect_11_num_data_valid;
input  [6:0] connect_11_fifo_cap;
input   connect_11_full_n;
output   connect_11_write;
input  [33:0] bound4;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_q0;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0;
input  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0;
input  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0;

reg ap_idle;
reg connect_11_write;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0;
reg[5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce0;
reg[5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0;
reg[1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0;
reg[1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln124_4_reg_3103;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter10_reg;
reg    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln121_fu_1330_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_11_blk_n;
wire    ap_block_pp0_stage0;
reg   [15:0] reg_1279;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] trunc_ln124_reg_3012;
reg   [1:0] trunc_ln124_reg_3012_pp0_iter2_reg;
reg   [15:0] reg_1283;
reg   [15:0] reg_1287;
reg   [15:0] reg_1291;
reg   [15:0] reg_1295;
reg   [15:0] reg_1299;
reg   [15:0] reg_1303;
wire   [0:0] icmp_ln124_fu_1344_p2;
reg   [0:0] icmp_ln124_reg_3006;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter2_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter3_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter4_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter5_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter6_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter7_reg;
reg   [0:0] icmp_ln124_reg_3006_pp0_iter8_reg;
wire   [1:0] trunc_ln124_fu_1358_p1;
reg   [1:0] trunc_ln124_reg_3012_pp0_iter3_reg;
wire   [2:0] xor_ln123_fu_1370_p2;
reg   [2:0] xor_ln123_reg_3048;
wire   [4:0] add_ln123_fu_1384_p2;
reg   [4:0] add_ln123_reg_3053;
wire   [5:0] add_ln123_23_fu_1398_p2;
reg   [5:0] add_ln123_23_reg_3058;
wire   [5:0] add_ln123_24_fu_1412_p2;
reg   [5:0] add_ln123_24_reg_3063;
wire   [0:0] icmp_ln127_fu_1426_p2;
reg   [0:0] icmp_ln127_reg_3068;
reg   [0:0] tmp_177_reg_3074;
reg   [1:0] tmp_179_reg_3079;
reg   [1:0] tmp_183_reg_3085;
reg   [1:0] tmp_187_reg_3091;
reg   [1:0] tmp_191_reg_3097;
wire   [0:0] icmp_ln124_4_fu_1534_p2;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter2_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter3_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter4_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter5_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter6_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter7_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter8_reg;
reg   [0:0] icmp_ln124_4_reg_3103_pp0_iter9_reg;
wire   [3:0] trunc_ln127_fu_1566_p1;
reg   [3:0] trunc_ln127_reg_3107;
wire   [63:0] zext_ln127_122_fu_1578_p1;
reg   [63:0] zext_ln127_122_reg_3115;
wire   [63:0] zext_ln127_181_fu_1594_p1;
reg   [63:0] zext_ln127_181_reg_3129;
wire   [63:0] zext_ln127_123_fu_1617_p1;
reg   [63:0] zext_ln127_123_reg_3188;
wire   [63:0] zext_ln127_183_fu_1646_p1;
reg   [63:0] zext_ln127_183_reg_3239;
wire   [63:0] zext_ln127_125_fu_1665_p1;
reg   [63:0] zext_ln127_125_reg_3261;
wire   [1:0] tmp_181_fu_1681_p4;
reg   [1:0] tmp_181_reg_3291;
wire   [63:0] zext_ln127_129_fu_1713_p1;
reg   [63:0] zext_ln127_129_reg_3336;
wire   [1:0] tmp_185_fu_1729_p4;
reg   [1:0] tmp_185_reg_3356;
wire   [1:0] tmp_189_fu_1782_p4;
reg   [1:0] tmp_189_reg_3421;
wire   [63:0] zext_ln127_137_fu_1814_p1;
reg   [63:0] zext_ln127_137_reg_3466;
wire   [1:0] tmp_193_fu_1834_p4;
reg   [1:0] tmp_193_reg_3486;
wire   [15:0] tmp_fu_1857_p11;
reg   [15:0] tmp_reg_3586;
reg  signed [15:0] tmp_reg_3586_pp0_iter4_reg;
wire   [15:0] tmp_145_fu_1880_p11;
reg  signed [15:0] tmp_145_reg_3591;
wire   [15:0] tmp_147_fu_1903_p11;
reg   [15:0] tmp_147_reg_3596;
reg  signed [15:0] tmp_147_reg_3596_pp0_iter4_reg;
wire   [15:0] tmp_149_fu_1926_p11;
reg  signed [15:0] tmp_149_reg_3601;
wire   [15:0] tmp_151_fu_1949_p11;
reg   [15:0] tmp_151_reg_3616;
reg  signed [15:0] tmp_151_reg_3616_pp0_iter4_reg;
wire   [15:0] tmp_153_fu_1972_p11;
reg  signed [15:0] tmp_153_reg_3621;
wire   [15:0] tmp_155_fu_1995_p11;
reg   [15:0] tmp_155_reg_3626;
reg  signed [15:0] tmp_155_reg_3626_pp0_iter4_reg;
wire   [15:0] tmp_157_fu_2018_p11;
reg  signed [15:0] tmp_157_reg_3646;
wire   [15:0] tmp_159_fu_2041_p11;
reg   [15:0] tmp_159_reg_3656;
reg  signed [15:0] tmp_159_reg_3656_pp0_iter4_reg;
wire   [15:0] tmp_161_fu_2078_p11;
reg  signed [15:0] tmp_161_reg_3681;
wire   [15:0] tmp_163_fu_2101_p11;
reg   [15:0] tmp_163_reg_3691;
reg  signed [15:0] tmp_163_reg_3691_pp0_iter4_reg;
wire   [15:0] tmp_165_fu_2138_p11;
reg  signed [15:0] tmp_165_reg_3716;
wire   [15:0] tmp_167_fu_2161_p11;
reg   [15:0] tmp_167_reg_3721;
reg  signed [15:0] tmp_167_reg_3721_pp0_iter4_reg;
wire   [15:0] tmp_168_fu_2184_p11;
reg   [15:0] tmp_168_reg_3726;
reg  signed [15:0] tmp_168_reg_3726_pp0_iter4_reg;
wire   [15:0] tmp_169_fu_2221_p11;
reg  signed [15:0] tmp_169_reg_3751;
wire   [15:0] tmp_171_fu_2244_p11;
reg   [15:0] tmp_171_reg_3761;
reg  signed [15:0] tmp_171_reg_3761_pp0_iter4_reg;
wire   [15:0] tmp_173_fu_2281_p11;
reg  signed [15:0] tmp_173_reg_3786;
wire   [15:0] tmp_s_fu_2304_p11;
reg  signed [15:0] tmp_s_reg_3791;
wire   [15:0] tmp_148_fu_2357_p11;
reg  signed [15:0] tmp_148_reg_3806;
wire   [15:0] tmp_152_fu_2410_p11;
reg  signed [15:0] tmp_152_reg_3821;
wire   [15:0] tmp_156_fu_2463_p11;
reg  signed [15:0] tmp_156_reg_3836;
wire   [15:0] tmp_160_fu_2516_p11;
reg  signed [15:0] tmp_160_reg_3851;
wire   [15:0] tmp_164_fu_2569_p11;
reg  signed [15:0] tmp_164_reg_3866;
wire   [15:0] tmp_172_fu_2652_p11;
reg  signed [15:0] tmp_172_reg_3891;
wire   [31:0] mul_ln127_73_fu_2753_p2;
reg  signed [31:0] mul_ln127_73_reg_3906;
wire   [31:0] mul_ln127_74_fu_2759_p2;
reg  signed [31:0] mul_ln127_74_reg_3911;
wire   [31:0] mul_ln127_75_fu_2765_p2;
reg  signed [31:0] mul_ln127_75_reg_3916;
wire   [31:0] mul_ln127_78_fu_2771_p2;
reg  signed [31:0] mul_ln127_78_reg_3921;
wire   [31:0] mul_ln127_79_fu_2777_p2;
reg  signed [31:0] mul_ln127_79_reg_3926;
wire   [31:0] mul_ln127_80_fu_2783_p2;
reg  signed [31:0] mul_ln127_80_reg_3931;
wire   [31:0] mul_ln127_81_fu_2789_p2;
reg  signed [31:0] mul_ln127_81_reg_3936;
wire   [31:0] mul_ln127_87_fu_2795_p2;
reg  signed [31:0] mul_ln127_87_reg_3941;
wire  signed [31:0] grp_fu_2962_p3;
reg  signed [31:0] add_ln127_reg_3946;
wire  signed [31:0] grp_fu_2909_p3;
reg  signed [31:0] add_ln127_73_reg_3951;
(* use_dsp48 = "no" *) wire   [31:0] add_ln127_77_fu_2801_p2;
reg   [31:0] add_ln127_77_reg_3956;
wire  signed [31:0] grp_fu_2940_p3;
reg  signed [31:0] add_ln127_79_reg_3961;
wire  signed [31:0] grp_fu_2947_p3;
reg  signed [31:0] add_ln127_80_reg_3966;
(* use_dsp48 = "no" *) wire   [31:0] add_ln127_84_fu_2805_p2;
reg   [31:0] add_ln127_84_reg_3971;
wire   [31:0] add_ln127_78_fu_2813_p2;
reg   [31:0] add_ln127_78_reg_3976;
wire   [31:0] add_ln127_85_fu_2822_p2;
reg   [31:0] add_ln127_85_reg_3981;
wire   [31:0] sum_4_fu_2841_p2;
reg   [31:0] sum_4_reg_3986;
reg   [0:0] tmp_195_reg_3991;
reg   [16:0] tmp_197_reg_3996;
wire   [17:0] output_data_fu_2898_p3;
reg   [17:0] output_data_reg_4001;
wire   [63:0] zext_ln127_68_fu_1601_p1;
wire   [63:0] zext_ln127_182_fu_1628_p1;
wire   [63:0] zext_ln127_fu_1651_p1;
wire   [63:0] zext_ln127_61_fu_1691_p1;
wire   [63:0] zext_ln127_62_fu_1699_p1;
wire   [63:0] zext_ln127_63_fu_1739_p1;
wire   [63:0] zext_ln127_64_fu_1747_p1;
wire   [63:0] zext_ln127_133_fu_1761_p1;
wire   [63:0] zext_ln127_65_fu_1792_p1;
wire   [63:0] zext_ln127_66_fu_1800_p1;
wire   [63:0] zext_ln127_67_fu_1844_p1;
wire   [63:0] zext_ln127_127_fu_2070_p1;
wire   [63:0] zext_ln127_131_fu_2130_p1;
wire   [63:0] zext_ln127_135_fu_2213_p1;
wire   [63:0] zext_ln127_139_fu_2273_p1;
reg   [31:0] sum_fu_224;
wire    ap_loop_init;
reg   [2:0] ic_fu_228;
wire   [2:0] add_ln124_fu_1528_p2;
reg   [31:0] ib_fu_232;
wire   [31:0] select_ln121_8_fu_1559_p3;
reg   [33:0] indvar_flatten6_fu_236;
wire   [33:0] add_ln121_4_fu_1335_p2;
reg    ap_block_pp0_stage0_01001;
wire   [2:0] select_ln121_fu_1350_p3;
wire   [4:0] zext_ln124_fu_1362_p1;
wire   [5:0] zext_ln124_8_fu_1366_p1;
wire  signed [4:0] or_ln123_s_fu_1390_p3;
wire   [5:0] zext_ln127_124_cast_fu_1418_p3;
wire   [5:0] mul_ln127_88_fu_1444_p0;
wire   [7:0] mul_ln127_88_fu_1444_p1;
wire   [12:0] mul_ln127_88_fu_1444_p2;
wire   [5:0] zext_ln127_128_cast_fu_1404_p3;
wire   [5:0] mul_ln127_90_fu_1464_p0;
wire   [7:0] mul_ln127_90_fu_1464_p1;
wire   [12:0] mul_ln127_90_fu_1464_p2;
wire  signed [5:0] sext_ln127_179_fu_1480_p1;
wire   [5:0] mul_ln127_92_fu_1488_p0;
wire   [7:0] mul_ln127_92_fu_1488_p1;
wire   [12:0] mul_ln127_92_fu_1488_p2;
wire   [3:0] or_ln_fu_1376_p3;
wire  signed [5:0] sext_ln127_181_fu_1504_p1;
wire   [5:0] mul_ln127_94_fu_1512_p0;
wire   [7:0] mul_ln127_94_fu_1512_p1;
wire   [12:0] mul_ln127_94_fu_1512_p2;
wire   [31:0] add_ln121_fu_1553_p2;
wire   [5:0] tmp_175_fu_1570_p3;
wire   [5:0] or_ln127_fu_1588_p2;
wire   [5:0] tmp_176_fu_1608_p4;
wire   [0:0] xor_ln127_fu_1623_p2;
wire   [5:0] tmp_178_fu_1636_p4;
wire   [5:0] tmp_180_fu_1658_p3;
wire   [5:0] mul_ln127_89_fu_1675_p0;
wire   [7:0] mul_ln127_89_fu_1675_p1;
wire   [12:0] mul_ln127_89_fu_1675_p2;
wire   [5:0] tmp_184_fu_1706_p3;
wire   [5:0] mul_ln127_91_fu_1723_p0;
wire   [7:0] mul_ln127_91_fu_1723_p1;
wire   [12:0] mul_ln127_91_fu_1723_p2;
wire   [5:0] tmp_188_fu_1754_p3;
wire  signed [5:0] sext_ln127_180_fu_1769_p1;
wire   [5:0] mul_ln127_93_fu_1776_p0;
wire   [7:0] mul_ln127_93_fu_1776_p1;
wire   [12:0] mul_ln127_93_fu_1776_p2;
wire   [5:0] tmp_192_fu_1807_p3;
wire  signed [5:0] sext_ln127_182_fu_1821_p1;
wire   [5:0] mul_ln127_95_fu_1828_p0;
wire   [7:0] mul_ln127_95_fu_1828_p1;
wire   [12:0] mul_ln127_95_fu_1828_p2;
wire   [15:0] tmp_fu_1857_p9;
wire   [15:0] tmp_145_fu_1880_p9;
wire   [15:0] tmp_147_fu_1903_p9;
wire   [15:0] tmp_149_fu_1926_p9;
wire   [15:0] tmp_151_fu_1949_p9;
wire   [15:0] tmp_153_fu_1972_p9;
wire   [15:0] tmp_155_fu_1995_p9;
wire   [15:0] tmp_157_fu_2018_p9;
wire   [15:0] tmp_159_fu_2041_p9;
wire   [5:0] tmp_182_fu_2064_p3;
wire   [15:0] tmp_161_fu_2078_p9;
wire   [15:0] tmp_163_fu_2101_p9;
wire   [5:0] tmp_186_fu_2124_p3;
wire   [15:0] tmp_165_fu_2138_p9;
wire   [15:0] tmp_167_fu_2161_p9;
wire   [15:0] tmp_168_fu_2184_p9;
wire   [5:0] tmp_190_fu_2207_p3;
wire   [15:0] tmp_169_fu_2221_p9;
wire   [15:0] tmp_171_fu_2244_p9;
wire   [5:0] tmp_194_fu_2267_p3;
wire   [15:0] tmp_173_fu_2281_p9;
wire   [15:0] tmp_s_fu_2304_p9;
wire   [15:0] tmp_146_fu_2330_p9;
wire  signed [15:0] tmp_146_fu_2330_p11;
wire   [15:0] tmp_148_fu_2357_p9;
wire   [15:0] tmp_150_fu_2383_p9;
wire  signed [15:0] tmp_150_fu_2383_p11;
wire   [15:0] tmp_152_fu_2410_p9;
wire   [15:0] tmp_154_fu_2436_p9;
wire  signed [15:0] tmp_154_fu_2436_p11;
wire   [15:0] tmp_156_fu_2463_p9;
wire   [15:0] tmp_158_fu_2489_p9;
wire  signed [15:0] tmp_158_fu_2489_p11;
wire   [15:0] tmp_160_fu_2516_p9;
wire   [15:0] tmp_162_fu_2542_p9;
wire  signed [15:0] tmp_162_fu_2542_p11;
wire   [15:0] tmp_164_fu_2569_p9;
wire   [15:0] tmp_166_fu_2595_p9;
wire  signed [15:0] tmp_166_fu_2595_p11;
wire   [15:0] tmp_170_fu_2625_p9;
wire  signed [15:0] tmp_170_fu_2625_p11;
wire   [15:0] tmp_172_fu_2652_p9;
wire   [15:0] tmp_174_fu_2678_p9;
wire  signed [15:0] tmp_174_fu_2678_p11;
wire  signed [31:0] grp_fu_2924_p3;
wire  signed [31:0] grp_fu_2954_p3;
wire  signed [31:0] grp_fu_2932_p3;
wire  signed [31:0] grp_fu_2916_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln127_74_fu_2809_p2;
(* use_dsp48 = "no" *) wire   [31:0] add_ln127_81_fu_2818_p2;
wire   [31:0] select_ln121_7_fu_2830_p3;
wire   [31:0] add_ln127_86_fu_2837_p2;
wire   [31:0] sub_ln130_fu_2870_p2;
wire   [16:0] tmp_196_fu_2875_p4;
wire   [17:0] zext_ln130_fu_2885_p1;
wire   [17:0] sub_ln130_4_fu_2889_p2;
wire   [17:0] zext_ln130_4_fu_2895_p1;
reg    grp_fu_2909_ce;
reg    grp_fu_2916_ce;
reg    grp_fu_2924_ce;
reg    grp_fu_2932_ce;
reg    grp_fu_2940_ce;
reg    grp_fu_2947_ce;
reg    grp_fu_2954_ce;
reg    grp_fu_2962_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [12:0] mul_ln127_88_fu_1444_p00;
wire   [12:0] mul_ln127_89_fu_1675_p00;
wire   [12:0] mul_ln127_90_fu_1464_p00;
wire   [12:0] mul_ln127_91_fu_1723_p00;
wire   [12:0] mul_ln127_92_fu_1488_p00;
wire   [12:0] mul_ln127_93_fu_1776_p00;
wire   [12:0] mul_ln127_94_fu_1512_p00;
wire   [12:0] mul_ln127_95_fu_1828_p00;
wire   [1:0] tmp_fu_1857_p1;
wire   [1:0] tmp_fu_1857_p3;
wire  signed [1:0] tmp_fu_1857_p5;
wire  signed [1:0] tmp_fu_1857_p7;
wire   [1:0] tmp_145_fu_1880_p1;
wire   [1:0] tmp_145_fu_1880_p3;
wire  signed [1:0] tmp_145_fu_1880_p5;
wire  signed [1:0] tmp_145_fu_1880_p7;
wire   [1:0] tmp_147_fu_1903_p1;
wire   [1:0] tmp_147_fu_1903_p3;
wire  signed [1:0] tmp_147_fu_1903_p5;
wire  signed [1:0] tmp_147_fu_1903_p7;
wire   [1:0] tmp_149_fu_1926_p1;
wire   [1:0] tmp_149_fu_1926_p3;
wire  signed [1:0] tmp_149_fu_1926_p5;
wire  signed [1:0] tmp_149_fu_1926_p7;
wire   [1:0] tmp_151_fu_1949_p1;
wire  signed [1:0] tmp_151_fu_1949_p3;
wire  signed [1:0] tmp_151_fu_1949_p5;
wire   [1:0] tmp_151_fu_1949_p7;
wire   [1:0] tmp_153_fu_1972_p1;
wire   [1:0] tmp_153_fu_1972_p3;
wire  signed [1:0] tmp_153_fu_1972_p5;
wire  signed [1:0] tmp_153_fu_1972_p7;
wire   [1:0] tmp_155_fu_1995_p1;
wire   [1:0] tmp_155_fu_1995_p3;
wire  signed [1:0] tmp_155_fu_1995_p5;
wire  signed [1:0] tmp_155_fu_1995_p7;
wire   [1:0] tmp_157_fu_2018_p1;
wire   [1:0] tmp_157_fu_2018_p3;
wire  signed [1:0] tmp_157_fu_2018_p5;
wire  signed [1:0] tmp_157_fu_2018_p7;
wire  signed [1:0] tmp_159_fu_2041_p1;
wire  signed [1:0] tmp_159_fu_2041_p3;
wire   [1:0] tmp_159_fu_2041_p5;
wire   [1:0] tmp_159_fu_2041_p7;
wire   [1:0] tmp_161_fu_2078_p1;
wire   [1:0] tmp_161_fu_2078_p3;
wire  signed [1:0] tmp_161_fu_2078_p5;
wire  signed [1:0] tmp_161_fu_2078_p7;
wire   [1:0] tmp_163_fu_2101_p1;
wire   [1:0] tmp_163_fu_2101_p3;
wire  signed [1:0] tmp_163_fu_2101_p5;
wire  signed [1:0] tmp_163_fu_2101_p7;
wire   [1:0] tmp_165_fu_2138_p1;
wire   [1:0] tmp_165_fu_2138_p3;
wire  signed [1:0] tmp_165_fu_2138_p5;
wire  signed [1:0] tmp_165_fu_2138_p7;
wire  signed [1:0] tmp_167_fu_2161_p1;
wire   [1:0] tmp_167_fu_2161_p3;
wire   [1:0] tmp_167_fu_2161_p5;
wire  signed [1:0] tmp_167_fu_2161_p7;
wire  signed [1:0] tmp_168_fu_2184_p1;
wire   [1:0] tmp_168_fu_2184_p3;
wire   [1:0] tmp_168_fu_2184_p5;
wire  signed [1:0] tmp_168_fu_2184_p7;
wire   [1:0] tmp_169_fu_2221_p1;
wire   [1:0] tmp_169_fu_2221_p3;
wire  signed [1:0] tmp_169_fu_2221_p5;
wire  signed [1:0] tmp_169_fu_2221_p7;
wire   [1:0] tmp_171_fu_2244_p1;
wire   [1:0] tmp_171_fu_2244_p3;
wire  signed [1:0] tmp_171_fu_2244_p5;
wire  signed [1:0] tmp_171_fu_2244_p7;
wire   [1:0] tmp_173_fu_2281_p1;
wire   [1:0] tmp_173_fu_2281_p3;
wire  signed [1:0] tmp_173_fu_2281_p5;
wire  signed [1:0] tmp_173_fu_2281_p7;
wire   [1:0] tmp_s_fu_2304_p1;
wire   [1:0] tmp_s_fu_2304_p3;
wire  signed [1:0] tmp_s_fu_2304_p5;
wire  signed [1:0] tmp_s_fu_2304_p7;
wire   [1:0] tmp_146_fu_2330_p1;
wire   [1:0] tmp_146_fu_2330_p3;
wire  signed [1:0] tmp_146_fu_2330_p5;
wire  signed [1:0] tmp_146_fu_2330_p7;
wire   [1:0] tmp_148_fu_2357_p1;
wire   [1:0] tmp_148_fu_2357_p3;
wire  signed [1:0] tmp_148_fu_2357_p5;
wire  signed [1:0] tmp_148_fu_2357_p7;
wire   [1:0] tmp_150_fu_2383_p1;
wire   [1:0] tmp_150_fu_2383_p3;
wire  signed [1:0] tmp_150_fu_2383_p5;
wire  signed [1:0] tmp_150_fu_2383_p7;
wire   [1:0] tmp_152_fu_2410_p1;
wire  signed [1:0] tmp_152_fu_2410_p3;
wire  signed [1:0] tmp_152_fu_2410_p5;
wire   [1:0] tmp_152_fu_2410_p7;
wire   [1:0] tmp_154_fu_2436_p1;
wire   [1:0] tmp_154_fu_2436_p3;
wire  signed [1:0] tmp_154_fu_2436_p5;
wire  signed [1:0] tmp_154_fu_2436_p7;
wire   [1:0] tmp_156_fu_2463_p1;
wire   [1:0] tmp_156_fu_2463_p3;
wire  signed [1:0] tmp_156_fu_2463_p5;
wire  signed [1:0] tmp_156_fu_2463_p7;
wire   [1:0] tmp_158_fu_2489_p1;
wire   [1:0] tmp_158_fu_2489_p3;
wire  signed [1:0] tmp_158_fu_2489_p5;
wire  signed [1:0] tmp_158_fu_2489_p7;
wire  signed [1:0] tmp_160_fu_2516_p1;
wire  signed [1:0] tmp_160_fu_2516_p3;
wire   [1:0] tmp_160_fu_2516_p5;
wire   [1:0] tmp_160_fu_2516_p7;
wire   [1:0] tmp_162_fu_2542_p1;
wire   [1:0] tmp_162_fu_2542_p3;
wire  signed [1:0] tmp_162_fu_2542_p5;
wire  signed [1:0] tmp_162_fu_2542_p7;
wire   [1:0] tmp_164_fu_2569_p1;
wire   [1:0] tmp_164_fu_2569_p3;
wire  signed [1:0] tmp_164_fu_2569_p5;
wire  signed [1:0] tmp_164_fu_2569_p7;
wire   [1:0] tmp_166_fu_2595_p1;
wire   [1:0] tmp_166_fu_2595_p3;
wire  signed [1:0] tmp_166_fu_2595_p5;
wire  signed [1:0] tmp_166_fu_2595_p7;
wire   [1:0] tmp_170_fu_2625_p1;
wire   [1:0] tmp_170_fu_2625_p3;
wire  signed [1:0] tmp_170_fu_2625_p5;
wire  signed [1:0] tmp_170_fu_2625_p7;
wire   [1:0] tmp_172_fu_2652_p1;
wire   [1:0] tmp_172_fu_2652_p3;
wire  signed [1:0] tmp_172_fu_2652_p5;
wire  signed [1:0] tmp_172_fu_2652_p7;
wire   [1:0] tmp_174_fu_2678_p1;
wire   [1:0] tmp_174_fu_2678_p3;
wire  signed [1:0] tmp_174_fu_2678_p5;
wire  signed [1:0] tmp_174_fu_2678_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 sum_fu_224 = 32'd0;
#0 ic_fu_228 = 3'd0;
#0 ib_fu_232 = 32'd0;
#0 indvar_flatten6_fu_236 = 34'd0;
#0 ap_done_reg = 1'b0;
end

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1260(
    .din0(mul_ln127_88_fu_1444_p0),
    .din1(mul_ln127_88_fu_1444_p1),
    .dout(mul_ln127_88_fu_1444_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1261(
    .din0(mul_ln127_90_fu_1464_p0),
    .din1(mul_ln127_90_fu_1464_p1),
    .dout(mul_ln127_90_fu_1464_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1262(
    .din0(mul_ln127_92_fu_1488_p0),
    .din1(mul_ln127_92_fu_1488_p1),
    .dout(mul_ln127_92_fu_1488_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1263(
    .din0(mul_ln127_94_fu_1512_p0),
    .din1(mul_ln127_94_fu_1512_p1),
    .dout(mul_ln127_94_fu_1512_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1264(
    .din0(mul_ln127_89_fu_1675_p0),
    .din1(mul_ln127_89_fu_1675_p1),
    .dout(mul_ln127_89_fu_1675_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1265(
    .din0(mul_ln127_91_fu_1723_p0),
    .din1(mul_ln127_91_fu_1723_p1),
    .dout(mul_ln127_91_fu_1723_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1266(
    .din0(mul_ln127_93_fu_1776_p0),
    .din1(mul_ln127_93_fu_1776_p1),
    .dout(mul_ln127_93_fu_1776_p2)
);

CIFAR_10_wrapper_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U1267(
    .din0(mul_ln127_95_fu_1828_p0),
    .din1(mul_ln127_95_fu_1828_p1),
    .dout(mul_ln127_95_fu_1828_p2)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1268(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .def(tmp_fu_1857_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_fu_1857_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1269(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .def(tmp_145_fu_1880_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_145_fu_1880_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1270(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0),
    .def(tmp_147_fu_1903_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_147_fu_1903_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1271(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_q0),
    .def(tmp_149_fu_1926_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_149_fu_1926_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1272(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_q0),
    .def(tmp_151_fu_1949_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_151_fu_1949_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1273(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .def(tmp_153_fu_1972_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_153_fu_1972_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1274(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_155_fu_1995_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_155_fu_1995_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1275(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_q0),
    .def(tmp_157_fu_2018_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_157_fu_2018_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1276(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_q0),
    .def(tmp_159_fu_2041_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_159_fu_2041_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1277(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .def(tmp_161_fu_2078_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_161_fu_2078_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1278(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .def(tmp_163_fu_2101_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_163_fu_2101_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1279(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_q0),
    .def(tmp_165_fu_2138_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_165_fu_2138_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1280(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_q0),
    .def(tmp_167_fu_2161_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_167_fu_2161_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1281(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0),
    .def(tmp_168_fu_2184_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_168_fu_2184_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1282(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .def(tmp_169_fu_2221_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_169_fu_2221_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1283(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .def(tmp_171_fu_2244_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_171_fu_2244_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1284(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_q0),
    .def(tmp_173_fu_2281_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter2_reg),
    .dout(tmp_173_fu_2281_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1285(
    .din0(reg_1279),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .def(tmp_s_fu_2304_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_s_fu_2304_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1286(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din2(reg_1283),
    .din3(reg_1287),
    .def(tmp_146_fu_2330_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_146_fu_2330_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1287(
    .din0(reg_1291),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .def(tmp_148_fu_2357_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_148_fu_2357_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1288(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0),
    .din2(reg_1295),
    .din3(reg_1299),
    .def(tmp_150_fu_2383_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_150_fu_2383_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1289(
    .din0(reg_1279),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(reg_1303),
    .def(tmp_152_fu_2410_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_152_fu_2410_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1290(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din3(reg_1283),
    .def(tmp_154_fu_2436_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_154_fu_2436_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1291(
    .din0(reg_1287),
    .din1(reg_1291),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_156_fu_2463_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_156_fu_2463_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1292(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0),
    .din3(reg_1295),
    .def(tmp_158_fu_2489_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_158_fu_2489_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1293(
    .din0(reg_1279),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(reg_1299),
    .din3(reg_1303),
    .def(tmp_160_fu_2516_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_160_fu_2516_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1294(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .def(tmp_162_fu_2542_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_162_fu_2542_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1295(
    .din0(reg_1283),
    .din1(reg_1287),
    .din2(reg_1291),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .def(tmp_164_fu_2569_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_164_fu_2569_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1296(
    .din0(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_q0),
    .def(tmp_166_fu_2595_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_166_fu_2595_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1297(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din1(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din2(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din3(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .def(tmp_170_fu_2625_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_170_fu_2625_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1298(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din1(reg_1283),
    .din2(reg_1287),
    .din3(reg_1291),
    .def(tmp_172_fu_2652_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_172_fu_2652_p11)
);

CIFAR_10_wrapper_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U1299(
    .din0(void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din1(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .din2(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_q0),
    .din3(p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_q0),
    .def(tmp_174_fu_2678_p9),
    .sel(trunc_ln124_reg_3012_pp0_iter3_reg),
    .dout(tmp_174_fu_2678_p11)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1300(
    .din0(tmp_152_reg_3821),
    .din1(tmp_151_reg_3616_pp0_iter4_reg),
    .dout(mul_ln127_73_fu_2753_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1301(
    .din0(tmp_172_reg_3891),
    .din1(tmp_171_reg_3761_pp0_iter4_reg),
    .dout(mul_ln127_74_fu_2759_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1302(
    .din0(tmp_148_reg_3806),
    .din1(tmp_147_reg_3596_pp0_iter4_reg),
    .dout(mul_ln127_75_fu_2765_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1303(
    .din0(tmp_160_reg_3851),
    .din1(tmp_159_reg_3656_pp0_iter4_reg),
    .dout(mul_ln127_78_fu_2771_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1304(
    .din0(tmp_168_reg_3726_pp0_iter4_reg),
    .din1(tmp_167_reg_3721_pp0_iter4_reg),
    .dout(mul_ln127_79_fu_2777_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1305(
    .din0(tmp_156_reg_3836),
    .din1(tmp_155_reg_3626_pp0_iter4_reg),
    .dout(mul_ln127_80_fu_2783_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1306(
    .din0(tmp_s_reg_3791),
    .din1(tmp_reg_3586_pp0_iter4_reg),
    .dout(mul_ln127_81_fu_2789_p2)
);

CIFAR_10_wrapper_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1307(
    .din0(tmp_164_reg_3866),
    .din1(tmp_163_reg_3691_pp0_iter4_reg),
    .dout(mul_ln127_87_fu_2795_p2)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_150_fu_2383_p11),
    .din1(tmp_149_reg_3601),
    .din2(mul_ln127_75_reg_3916),
    .ce(grp_fu_2909_ce),
    .dout(grp_fu_2909_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_170_fu_2625_p11),
    .din1(tmp_169_reg_3751),
    .din2(mul_ln127_79_reg_3926),
    .ce(grp_fu_2916_ce),
    .dout(grp_fu_2916_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_158_fu_2489_p11),
    .din1(tmp_157_reg_3646),
    .din2(mul_ln127_80_reg_3931),
    .ce(grp_fu_2924_ce),
    .dout(grp_fu_2924_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_174_fu_2678_p11),
    .din1(tmp_173_reg_3786),
    .din2(mul_ln127_74_reg_3911),
    .ce(grp_fu_2932_ce),
    .dout(grp_fu_2932_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_162_fu_2542_p11),
    .din1(tmp_161_reg_3681),
    .din2(mul_ln127_78_reg_3921),
    .ce(grp_fu_2940_ce),
    .dout(grp_fu_2940_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_166_fu_2595_p11),
    .din1(tmp_165_reg_3716),
    .din2(mul_ln127_87_reg_3941),
    .ce(grp_fu_2947_ce),
    .dout(grp_fu_2947_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_154_fu_2436_p11),
    .din1(tmp_153_reg_3621),
    .din2(mul_ln127_73_reg_3906),
    .ce(grp_fu_2954_ce),
    .dout(grp_fu_2954_p3)
);

CIFAR_10_wrapper_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U1315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_146_fu_2330_p11),
    .din1(tmp_145_reg_3591),
    .din2(mul_ln127_81_reg_3936),
    .ce(grp_fu_2962_ce),
    .dout(grp_fu_2962_p3)
);

CIFAR_10_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ib_fu_232 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ib_fu_232 <= select_ln121_8_fu_1559_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ic_fu_228 <= 3'd0;
        end else if (((icmp_ln121_fu_1330_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ic_fu_228 <= add_ln124_fu_1528_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_236 <= 34'd0;
        end else if (((icmp_ln121_fu_1330_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten6_fu_236 <= add_ln121_4_fu_1335_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_fu_224 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            sum_fu_224 <= sum_4_fu_2841_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln123_23_reg_3058 <= add_ln123_23_fu_1398_p2;
        add_ln123_24_reg_3063 <= add_ln123_24_fu_1412_p2;
        add_ln123_reg_3053 <= add_ln123_fu_1384_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln124_4_reg_3103 <= icmp_ln124_4_fu_1534_p2;
        icmp_ln124_reg_3006 <= icmp_ln124_fu_1344_p2;
        icmp_ln127_reg_3068 <= icmp_ln127_fu_1426_p2;
        tmp_177_reg_3074 <= select_ln121_fu_1350_p3[32'd2];
        tmp_179_reg_3079 <= {{mul_ln127_88_fu_1444_p2[12:11]}};
        tmp_183_reg_3085 <= {{mul_ln127_90_fu_1464_p2[12:11]}};
        tmp_187_reg_3091 <= {{mul_ln127_92_fu_1488_p2[12:11]}};
        tmp_191_reg_3097 <= {{mul_ln127_94_fu_1512_p2[12:11]}};
        trunc_ln124_reg_3012 <= trunc_ln124_fu_1358_p1;
        xor_ln123_reg_3048 <= xor_ln123_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        add_ln127_73_reg_3951 <= grp_fu_2909_p3;
        add_ln127_79_reg_3961 <= grp_fu_2940_p3;
        add_ln127_80_reg_3966 <= grp_fu_2947_p3;
        add_ln127_reg_3946 <= grp_fu_2962_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln127_77_reg_3956 <= add_ln127_77_fu_2801_p2;
        add_ln127_78_reg_3976 <= add_ln127_78_fu_2813_p2;
        add_ln127_84_reg_3971 <= add_ln127_84_fu_2805_p2;
        add_ln127_85_reg_3981 <= add_ln127_85_fu_2822_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln124_4_reg_3103_pp0_iter10_reg <= icmp_ln124_4_reg_3103_pp0_iter9_reg;
        icmp_ln124_4_reg_3103_pp0_iter2_reg <= icmp_ln124_4_reg_3103;
        icmp_ln124_4_reg_3103_pp0_iter3_reg <= icmp_ln124_4_reg_3103_pp0_iter2_reg;
        icmp_ln124_4_reg_3103_pp0_iter4_reg <= icmp_ln124_4_reg_3103_pp0_iter3_reg;
        icmp_ln124_4_reg_3103_pp0_iter5_reg <= icmp_ln124_4_reg_3103_pp0_iter4_reg;
        icmp_ln124_4_reg_3103_pp0_iter6_reg <= icmp_ln124_4_reg_3103_pp0_iter5_reg;
        icmp_ln124_4_reg_3103_pp0_iter7_reg <= icmp_ln124_4_reg_3103_pp0_iter6_reg;
        icmp_ln124_4_reg_3103_pp0_iter8_reg <= icmp_ln124_4_reg_3103_pp0_iter7_reg;
        icmp_ln124_4_reg_3103_pp0_iter9_reg <= icmp_ln124_4_reg_3103_pp0_iter8_reg;
        icmp_ln124_reg_3006_pp0_iter2_reg <= icmp_ln124_reg_3006;
        icmp_ln124_reg_3006_pp0_iter3_reg <= icmp_ln124_reg_3006_pp0_iter2_reg;
        icmp_ln124_reg_3006_pp0_iter4_reg <= icmp_ln124_reg_3006_pp0_iter3_reg;
        icmp_ln124_reg_3006_pp0_iter5_reg <= icmp_ln124_reg_3006_pp0_iter4_reg;
        icmp_ln124_reg_3006_pp0_iter6_reg <= icmp_ln124_reg_3006_pp0_iter5_reg;
        icmp_ln124_reg_3006_pp0_iter7_reg <= icmp_ln124_reg_3006_pp0_iter6_reg;
        icmp_ln124_reg_3006_pp0_iter8_reg <= icmp_ln124_reg_3006_pp0_iter7_reg;
        mul_ln127_73_reg_3906 <= mul_ln127_73_fu_2753_p2;
        mul_ln127_74_reg_3911 <= mul_ln127_74_fu_2759_p2;
        mul_ln127_75_reg_3916 <= mul_ln127_75_fu_2765_p2;
        mul_ln127_78_reg_3921 <= mul_ln127_78_fu_2771_p2;
        mul_ln127_79_reg_3926 <= mul_ln127_79_fu_2777_p2;
        mul_ln127_80_reg_3931 <= mul_ln127_80_fu_2783_p2;
        mul_ln127_81_reg_3936 <= mul_ln127_81_fu_2789_p2;
        mul_ln127_87_reg_3941 <= mul_ln127_87_fu_2795_p2;
        output_data_reg_4001 <= output_data_fu_2898_p3;
        sum_4_reg_3986 <= sum_4_fu_2841_p2;
        tmp_145_reg_3591 <= tmp_145_fu_1880_p11;
        tmp_147_reg_3596 <= tmp_147_fu_1903_p11;
        tmp_147_reg_3596_pp0_iter4_reg <= tmp_147_reg_3596;
        tmp_148_reg_3806 <= tmp_148_fu_2357_p11;
        tmp_149_reg_3601 <= tmp_149_fu_1926_p11;
        tmp_151_reg_3616 <= tmp_151_fu_1949_p11;
        tmp_151_reg_3616_pp0_iter4_reg <= tmp_151_reg_3616;
        tmp_152_reg_3821 <= tmp_152_fu_2410_p11;
        tmp_153_reg_3621 <= tmp_153_fu_1972_p11;
        tmp_155_reg_3626 <= tmp_155_fu_1995_p11;
        tmp_155_reg_3626_pp0_iter4_reg <= tmp_155_reg_3626;
        tmp_156_reg_3836 <= tmp_156_fu_2463_p11;
        tmp_157_reg_3646 <= tmp_157_fu_2018_p11;
        tmp_159_reg_3656 <= tmp_159_fu_2041_p11;
        tmp_159_reg_3656_pp0_iter4_reg <= tmp_159_reg_3656;
        tmp_160_reg_3851 <= tmp_160_fu_2516_p11;
        tmp_161_reg_3681 <= tmp_161_fu_2078_p11;
        tmp_163_reg_3691 <= tmp_163_fu_2101_p11;
        tmp_163_reg_3691_pp0_iter4_reg <= tmp_163_reg_3691;
        tmp_164_reg_3866 <= tmp_164_fu_2569_p11;
        tmp_165_reg_3716 <= tmp_165_fu_2138_p11;
        tmp_167_reg_3721 <= tmp_167_fu_2161_p11;
        tmp_167_reg_3721_pp0_iter4_reg <= tmp_167_reg_3721;
        tmp_168_reg_3726 <= tmp_168_fu_2184_p11;
        tmp_168_reg_3726_pp0_iter4_reg <= tmp_168_reg_3726;
        tmp_169_reg_3751 <= tmp_169_fu_2221_p11;
        tmp_171_reg_3761 <= tmp_171_fu_2244_p11;
        tmp_171_reg_3761_pp0_iter4_reg <= tmp_171_reg_3761;
        tmp_172_reg_3891 <= tmp_172_fu_2652_p11;
        tmp_173_reg_3786 <= tmp_173_fu_2281_p11;
        tmp_181_reg_3291 <= {{mul_ln127_89_fu_1675_p2[12:11]}};
        tmp_185_reg_3356 <= {{mul_ln127_91_fu_1723_p2[12:11]}};
        tmp_189_reg_3421 <= {{mul_ln127_93_fu_1776_p2[12:11]}};
        tmp_193_reg_3486 <= {{mul_ln127_95_fu_1828_p2[12:11]}};
        tmp_195_reg_3991 <= sum_4_fu_2841_p2[32'd31];
        tmp_197_reg_3996 <= {{sum_4_fu_2841_p2[31:15]}};
        tmp_reg_3586 <= tmp_fu_1857_p11;
        tmp_reg_3586_pp0_iter4_reg <= tmp_reg_3586;
        tmp_s_reg_3791 <= tmp_s_fu_2304_p11;
        trunc_ln124_reg_3012_pp0_iter2_reg <= trunc_ln124_reg_3012;
        trunc_ln124_reg_3012_pp0_iter3_reg <= trunc_ln124_reg_3012_pp0_iter2_reg;
        trunc_ln127_reg_3107 <= trunc_ln127_fu_1566_p1;
        zext_ln127_122_reg_3115[5 : 2] <= zext_ln127_122_fu_1578_p1[5 : 2];
        zext_ln127_123_reg_3188[0] <= zext_ln127_123_fu_1617_p1[0];
zext_ln127_123_reg_3188[5 : 2] <= zext_ln127_123_fu_1617_p1[5 : 2];
        zext_ln127_125_reg_3261[5 : 0] <= zext_ln127_125_fu_1665_p1[5 : 0];
        zext_ln127_129_reg_3336[5 : 0] <= zext_ln127_129_fu_1713_p1[5 : 0];
        zext_ln127_137_reg_3466[5 : 0] <= zext_ln127_137_fu_1814_p1[5 : 0];
        zext_ln127_181_reg_3129[5 : 2] <= zext_ln127_181_fu_1594_p1[5 : 2];
        zext_ln127_183_reg_3239[0] <= zext_ln127_183_fu_1646_p1[0];
zext_ln127_183_reg_3239[5 : 2] <= zext_ln127_183_fu_1646_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_1279 <= void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_1283 <= void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0;
        reg_1287 <= void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0;
        reg_1291 <= void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_1295 <= p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_1299 <= p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_1303 <= p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_q0;
    end
end

always @ (*) begin
    if (((icmp_ln121_fu_1330_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln124_4_reg_3103_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_11_blk_n = connect_11_full_n;
    end else begin
        connect_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_4_reg_3103_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_11_write = 1'b1;
    end else begin
        connect_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2909_ce = 1'b1;
    end else begin
        grp_fu_2909_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2916_ce = 1'b1;
    end else begin
        grp_fu_2916_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2924_ce = 1'b1;
    end else begin
        grp_fu_2924_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2932_ce = 1'b1;
    end else begin
        grp_fu_2932_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2940_ce = 1'b1;
    end else begin
        grp_fu_2940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2947_ce = 1'b1;
    end else begin
        grp_fu_2947_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2954_ce = 1'b1;
    end else begin
        grp_fu_2954_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2962_ce = 1'b1;
    end else begin
        grp_fu_2962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_67_fu_1844_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_63_fu_1739_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = zext_ln127_67_fu_1844_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = zext_ln127_63_fu_1739_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = zext_ln127_182_fu_1628_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = zext_ln127_67_fu_1844_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = zext_ln127_63_fu_1739_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = zext_ln127_182_fu_1628_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0 = zext_ln127_63_fu_1739_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0 = zext_ln127_182_fu_1628_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0 = zext_ln127_64_fu_1747_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0 = zext_ln127_182_fu_1628_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0 = zext_ln127_64_fu_1747_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0 = zext_ln127_fu_1651_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0 = 2'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0 = zext_ln127_64_fu_1747_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0 = zext_ln127_fu_1651_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0 = zext_ln127_68_fu_1601_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_139_fu_2273_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_131_fu_2130_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_181_reg_3129;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_122_reg_3115;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = zext_ln127_139_fu_2273_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = zext_ln127_131_fu_2130_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = zext_ln127_183_reg_3239;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = zext_ln127_122_reg_3115;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = zext_ln127_139_fu_2273_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = zext_ln127_131_fu_2130_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = zext_ln127_183_reg_3239;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = zext_ln127_122_reg_3115;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = zext_ln127_131_fu_2130_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = zext_ln127_183_reg_3239;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = zext_ln127_122_reg_3115;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = zext_ln127_133_fu_1761_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = zext_ln127_183_fu_1646_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = zext_ln127_133_fu_1761_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = zext_ln127_125_fu_1665_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = zext_ln127_133_fu_1761_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = zext_ln127_125_fu_1665_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = zext_ln127_123_fu_1617_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_66_fu_1800_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_62_fu_1699_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_66_fu_1800_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_62_fu_1699_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_66_fu_1800_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_62_fu_1699_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_66_fu_1800_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_61_fu_1691_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_65_fu_1792_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_61_fu_1691_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_65_fu_1792_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_61_fu_1691_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_65_fu_1792_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_61_fu_1691_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_68_fu_1601_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_65_fu_1792_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_fu_1651_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_68_fu_1601_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_64_fu_1747_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_fu_1651_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_68_fu_1601_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_67_fu_1844_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_62_fu_1699_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 2'd1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 2'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_137_fu_1814_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_129_fu_1713_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_181_fu_1594_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_137_fu_1814_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_129_fu_1713_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_181_fu_1594_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_137_fu_1814_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_129_fu_1713_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_181_fu_1594_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_137_reg_3466;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_127_fu_2070_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_181_reg_3129;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_135_fu_2213_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_127_fu_2070_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_181_reg_3129;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_135_fu_2213_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_127_fu_2070_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_181_reg_3129;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_135_fu_2213_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_127_fu_2070_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_123_reg_3188;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_135_fu_2213_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_125_reg_3261;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_123_reg_3188;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_3012 == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_133_fu_1761_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_125_fu_1665_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_123_fu_1617_p1;
        end else if ((trunc_ln124_reg_3012 == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_122_fu_1578_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_139_fu_2273_p1;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_129_reg_3336;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_181_reg_3129;
        end else if ((trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_122_reg_3115;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln124_reg_3012_pp0_iter2_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_4_fu_1335_p2 = (indvar_flatten6_fu_236 + 34'd1);

assign add_ln121_fu_1553_p2 = (ib_fu_232 + 32'd1);

assign add_ln123_23_fu_1398_p2 = ($signed(zext_ln124_8_fu_1366_p1) + $signed(6'd44));

assign add_ln123_24_fu_1412_p2 = ($signed(zext_ln124_8_fu_1366_p1) + $signed(6'd36));

assign add_ln123_fu_1384_p2 = ($signed(zext_ln124_fu_1362_p1) + $signed(5'd20));

assign add_ln124_fu_1528_p2 = (select_ln121_fu_1350_p3 + 3'd1);

assign add_ln127_74_fu_2809_p2 = ($signed(add_ln127_73_reg_3951) + $signed(add_ln127_reg_3946));

assign add_ln127_77_fu_2801_p2 = ($signed(grp_fu_2924_p3) + $signed(grp_fu_2954_p3));

assign add_ln127_78_fu_2813_p2 = (add_ln127_77_reg_3956 + add_ln127_74_fu_2809_p2);

assign add_ln127_81_fu_2818_p2 = ($signed(add_ln127_80_reg_3966) + $signed(add_ln127_79_reg_3961));

assign add_ln127_84_fu_2805_p2 = ($signed(grp_fu_2932_p3) + $signed(grp_fu_2916_p3));

assign add_ln127_85_fu_2822_p2 = (add_ln127_84_reg_3971 + add_ln127_81_fu_2818_p2);

assign add_ln127_86_fu_2837_p2 = (add_ln127_85_reg_3981 + add_ln127_78_reg_3976);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter11 = ((icmp_ln124_4_reg_3103_pp0_iter10_reg == 1'd1) & (connect_11_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign connect_11_din = $signed(output_data_reg_4001);

assign icmp_ln121_fu_1330_p2 = ((indvar_flatten6_fu_236 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln124_4_fu_1534_p2 = ((add_ln124_fu_1528_p2 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_1344_p2 = ((ic_fu_228 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_1426_p2 = ((or_ln123_s_fu_1390_p3 != 5'd16) ? 1'b1 : 1'b0);

assign mul_ln127_88_fu_1444_p0 = mul_ln127_88_fu_1444_p00;

assign mul_ln127_88_fu_1444_p00 = zext_ln127_124_cast_fu_1418_p3;

assign mul_ln127_88_fu_1444_p1 = 13'd121;

assign mul_ln127_89_fu_1675_p0 = mul_ln127_89_fu_1675_p00;

assign mul_ln127_89_fu_1675_p00 = add_ln123_24_reg_3063;

assign mul_ln127_89_fu_1675_p1 = 13'd121;

assign mul_ln127_90_fu_1464_p0 = mul_ln127_90_fu_1464_p00;

assign mul_ln127_90_fu_1464_p00 = zext_ln127_128_cast_fu_1404_p3;

assign mul_ln127_90_fu_1464_p1 = 13'd121;

assign mul_ln127_91_fu_1723_p0 = mul_ln127_91_fu_1723_p00;

assign mul_ln127_91_fu_1723_p00 = add_ln123_23_reg_3058;

assign mul_ln127_91_fu_1723_p1 = 13'd121;

assign mul_ln127_92_fu_1488_p0 = mul_ln127_92_fu_1488_p00;

assign mul_ln127_92_fu_1488_p00 = $unsigned(sext_ln127_179_fu_1480_p1);

assign mul_ln127_92_fu_1488_p1 = 13'd121;

assign mul_ln127_93_fu_1776_p0 = mul_ln127_93_fu_1776_p00;

assign mul_ln127_93_fu_1776_p00 = $unsigned(sext_ln127_180_fu_1769_p1);

assign mul_ln127_93_fu_1776_p1 = 13'd121;

assign mul_ln127_94_fu_1512_p0 = mul_ln127_94_fu_1512_p00;

assign mul_ln127_94_fu_1512_p00 = $unsigned(sext_ln127_181_fu_1504_p1);

assign mul_ln127_94_fu_1512_p1 = 13'd121;

assign mul_ln127_95_fu_1828_p0 = mul_ln127_95_fu_1828_p00;

assign mul_ln127_95_fu_1828_p00 = $unsigned(sext_ln127_182_fu_1821_p1);

assign mul_ln127_95_fu_1828_p1 = 13'd121;

assign or_ln123_s_fu_1390_p3 = {{2'd2}, {select_ln121_fu_1350_p3}};

assign or_ln127_fu_1588_p2 = (tmp_175_fu_1570_p3 | 6'd1);

assign or_ln_fu_1376_p3 = {{1'd1}, {select_ln121_fu_1350_p3}};

assign output_data_fu_2898_p3 = ((tmp_195_reg_3991[0:0] == 1'b1) ? sub_ln130_4_fu_2889_p2 : zext_ln130_4_fu_2895_p1);

assign select_ln121_7_fu_2830_p3 = ((icmp_ln124_reg_3006_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : sum_fu_224);

assign select_ln121_8_fu_1559_p3 = ((icmp_ln124_reg_3006[0:0] == 1'b1) ? add_ln121_fu_1553_p2 : ib_fu_232);

assign select_ln121_fu_1350_p3 = ((icmp_ln124_fu_1344_p2[0:0] == 1'b1) ? 3'd0 : ic_fu_228);

assign sext_ln127_179_fu_1480_p1 = or_ln123_s_fu_1390_p3;

assign sext_ln127_180_fu_1769_p1 = $signed(add_ln123_reg_3053);

assign sext_ln127_181_fu_1504_p1 = $signed(or_ln_fu_1376_p3);

assign sext_ln127_182_fu_1821_p1 = $signed(xor_ln123_reg_3048);

assign sub_ln130_4_fu_2889_p2 = (18'd0 - zext_ln130_fu_2885_p1);

assign sub_ln130_fu_2870_p2 = (32'd0 - sum_4_reg_3986);

assign sum_4_fu_2841_p2 = (select_ln121_7_fu_2830_p3 + add_ln127_86_fu_2837_p2);

assign tmp_145_fu_1880_p9 = 'bx;

assign tmp_146_fu_2330_p9 = 'bx;

assign tmp_147_fu_1903_p9 = 'bx;

assign tmp_148_fu_2357_p9 = 'bx;

assign tmp_149_fu_1926_p9 = 'bx;

assign tmp_150_fu_2383_p9 = 'bx;

assign tmp_151_fu_1949_p9 = 'bx;

assign tmp_152_fu_2410_p9 = 'bx;

assign tmp_153_fu_1972_p9 = 'bx;

assign tmp_154_fu_2436_p9 = 'bx;

assign tmp_155_fu_1995_p9 = 'bx;

assign tmp_156_fu_2463_p9 = 'bx;

assign tmp_157_fu_2018_p9 = 'bx;

assign tmp_158_fu_2489_p9 = 'bx;

assign tmp_159_fu_2041_p9 = 'bx;

assign tmp_160_fu_2516_p9 = 'bx;

assign tmp_161_fu_2078_p9 = 'bx;

assign tmp_162_fu_2542_p9 = 'bx;

assign tmp_163_fu_2101_p9 = 'bx;

assign tmp_164_fu_2569_p9 = 'bx;

assign tmp_165_fu_2138_p9 = 'bx;

assign tmp_166_fu_2595_p9 = 'bx;

assign tmp_167_fu_2161_p9 = 'bx;

assign tmp_168_fu_2184_p9 = 'bx;

assign tmp_169_fu_2221_p9 = 'bx;

assign tmp_170_fu_2625_p9 = 'bx;

assign tmp_171_fu_2244_p9 = 'bx;

assign tmp_172_fu_2652_p9 = 'bx;

assign tmp_173_fu_2281_p9 = 'bx;

assign tmp_174_fu_2678_p9 = 'bx;

assign tmp_175_fu_1570_p3 = {{trunc_ln127_fu_1566_p1}, {2'd0}};

assign tmp_176_fu_1608_p4 = {{{trunc_ln127_fu_1566_p1}, {1'd0}}, {icmp_ln127_reg_3068}};

assign tmp_178_fu_1636_p4 = {{{trunc_ln127_fu_1566_p1}, {1'd0}}, {xor_ln127_fu_1623_p2}};

assign tmp_180_fu_1658_p3 = {{trunc_ln127_fu_1566_p1}, {tmp_179_reg_3079}};

assign tmp_181_fu_1681_p4 = {{mul_ln127_89_fu_1675_p2[12:11]}};

assign tmp_182_fu_2064_p3 = {{trunc_ln127_reg_3107}, {tmp_181_reg_3291}};

assign tmp_184_fu_1706_p3 = {{trunc_ln127_fu_1566_p1}, {tmp_183_reg_3085}};

assign tmp_185_fu_1729_p4 = {{mul_ln127_91_fu_1723_p2[12:11]}};

assign tmp_186_fu_2124_p3 = {{trunc_ln127_reg_3107}, {tmp_185_reg_3356}};

assign tmp_188_fu_1754_p3 = {{trunc_ln127_fu_1566_p1}, {tmp_187_reg_3091}};

assign tmp_189_fu_1782_p4 = {{mul_ln127_93_fu_1776_p2[12:11]}};

assign tmp_190_fu_2207_p3 = {{trunc_ln127_reg_3107}, {tmp_189_reg_3421}};

assign tmp_192_fu_1807_p3 = {{trunc_ln127_fu_1566_p1}, {tmp_191_reg_3097}};

assign tmp_193_fu_1834_p4 = {{mul_ln127_95_fu_1828_p2[12:11]}};

assign tmp_194_fu_2267_p3 = {{trunc_ln127_reg_3107}, {tmp_193_reg_3486}};

assign tmp_196_fu_2875_p4 = {{sub_ln130_fu_2870_p2[31:15]}};

assign tmp_fu_1857_p9 = 'bx;

assign tmp_s_fu_2304_p9 = 'bx;

assign trunc_ln124_fu_1358_p1 = select_ln121_fu_1350_p3[1:0];

assign trunc_ln127_fu_1566_p1 = select_ln121_8_fu_1559_p3[3:0];

assign xor_ln123_fu_1370_p2 = (select_ln121_fu_1350_p3 ^ 3'd4);

assign xor_ln127_fu_1623_p2 = (tmp_177_reg_3074 ^ 1'd1);

assign zext_ln124_8_fu_1366_p1 = select_ln121_fu_1350_p3;

assign zext_ln124_fu_1362_p1 = select_ln121_fu_1350_p3;

assign zext_ln127_122_fu_1578_p1 = tmp_175_fu_1570_p3;

assign zext_ln127_123_fu_1617_p1 = tmp_176_fu_1608_p4;

assign zext_ln127_124_cast_fu_1418_p3 = {{3'd4}, {select_ln121_fu_1350_p3}};

assign zext_ln127_125_fu_1665_p1 = tmp_180_fu_1658_p3;

assign zext_ln127_127_fu_2070_p1 = tmp_182_fu_2064_p3;

assign zext_ln127_128_cast_fu_1404_p3 = {{3'd5}, {select_ln121_fu_1350_p3}};

assign zext_ln127_129_fu_1713_p1 = tmp_184_fu_1706_p3;

assign zext_ln127_131_fu_2130_p1 = tmp_186_fu_2124_p3;

assign zext_ln127_133_fu_1761_p1 = tmp_188_fu_1754_p3;

assign zext_ln127_135_fu_2213_p1 = tmp_190_fu_2207_p3;

assign zext_ln127_137_fu_1814_p1 = tmp_192_fu_1807_p3;

assign zext_ln127_139_fu_2273_p1 = tmp_194_fu_2267_p3;

assign zext_ln127_181_fu_1594_p1 = or_ln127_fu_1588_p2;

assign zext_ln127_182_fu_1628_p1 = xor_ln127_fu_1623_p2;

assign zext_ln127_183_fu_1646_p1 = tmp_178_fu_1636_p4;

assign zext_ln127_61_fu_1691_p1 = tmp_181_fu_1681_p4;

assign zext_ln127_62_fu_1699_p1 = tmp_183_reg_3085;

assign zext_ln127_63_fu_1739_p1 = tmp_185_fu_1729_p4;

assign zext_ln127_64_fu_1747_p1 = tmp_187_reg_3091;

assign zext_ln127_65_fu_1792_p1 = tmp_189_fu_1782_p4;

assign zext_ln127_66_fu_1800_p1 = tmp_191_reg_3097;

assign zext_ln127_67_fu_1844_p1 = tmp_193_fu_1834_p4;

assign zext_ln127_68_fu_1601_p1 = icmp_ln127_reg_3068;

assign zext_ln127_fu_1651_p1 = tmp_179_reg_3079;

assign zext_ln130_4_fu_2895_p1 = tmp_197_reg_3996;

assign zext_ln130_fu_2885_p1 = tmp_196_fu_2875_p4;

always @ (posedge ap_clk) begin
    zext_ln127_122_reg_3115[1:0] <= 2'b00;
    zext_ln127_122_reg_3115[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_181_reg_3129[1:0] <= 2'b01;
    zext_ln127_181_reg_3129[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_123_reg_3188[1] <= 1'b0;
    zext_ln127_123_reg_3188[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_183_reg_3239[1] <= 1'b0;
    zext_ln127_183_reg_3239[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_125_reg_3261[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_129_reg_3336[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln127_137_reg_3466[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_L2_L3
