Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 24 17:13:27 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  4           
LUTAR-1    Warning   LUT drives async reset alert      2           
TIMING-20  Warning   Non-clocked latch                 9           
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: graph_inst/state_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: graph_inst/state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.592        0.000                      0                  196        0.154        0.000                      0                  196        3.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.592        0.000                      0                  196        0.154        0.000                      0                  196       19.363        0.000                       0                   134  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.592ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 2.259ns (29.641%)  route 5.362ns (70.359%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.332     6.241    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.338     6.703    graph_inst/dig1[3]_i_1_n_0
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[0]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X15Y10         FDCE (Setup_fdce_C_CE)      -0.205    38.295    graph_inst/dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 31.592    

Slack (MET) :             31.592ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 2.259ns (29.641%)  route 5.362ns (70.359%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.332     6.241    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.338     6.703    graph_inst/dig1[3]_i_1_n_0
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[1]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X15Y10         FDCE (Setup_fdce_C_CE)      -0.205    38.295    graph_inst/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 31.592    

Slack (MET) :             31.592ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 2.259ns (29.641%)  route 5.362ns (70.359%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.332     6.241    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.338     6.703    graph_inst/dig1[3]_i_1_n_0
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[2]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X15Y10         FDCE (Setup_fdce_C_CE)      -0.205    38.295    graph_inst/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 31.592    

Slack (MET) :             31.592ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 2.259ns (29.641%)  route 5.362ns (70.359%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.332     6.241    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.338     6.703    graph_inst/dig1[3]_i_1_n_0
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[3]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X15Y10         FDCE (Setup_fdce_C_CE)      -0.205    38.295    graph_inst/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 31.592    

Slack (MET) :             32.025ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.135ns (29.706%)  route 5.052ns (70.294%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.360     6.269    graph_inst/dig0[3]_i_1_n_0
    SLICE_X13Y11         FDCE                                         r  graph_inst/dig0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.574    38.094    graph_inst/CLK
    SLICE_X13Y11         FDCE                                         r  graph_inst/dig0_reg[3]/C
                         clock pessimism              0.569    38.662    
                         clock uncertainty           -0.164    38.499    
    SLICE_X13Y11         FDCE (Setup_fdce_C_CE)      -0.205    38.294    graph_inst/dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                 32.025    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 2.135ns (29.576%)  route 5.084ns (70.424%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.391     6.300    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y10         FDCE                                         r  graph_inst/dig0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X12Y10         FDCE                                         r  graph_inst/dig0_reg[0]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    38.331    graph_inst/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 2.135ns (29.576%)  route 5.084ns (70.424%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.391     6.300    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y10         FDCE                                         r  graph_inst/dig0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X12Y10         FDCE                                         r  graph_inst/dig0_reg[2]/C
                         clock pessimism              0.569    38.663    
                         clock uncertainty           -0.164    38.500    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    38.331    graph_inst/dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.061ns  (required time - arrival time)
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.135ns (29.706%)  route 5.052ns (70.294%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.833    -0.919    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          1.357     0.956    graph_inst/Q[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.080 r  graph_inst/reach_bar0_carry__0_i_3/O
                         net (fo=7, routed)           0.993     2.073    graph_inst/reach_bar0_carry__0_i_3_n_0
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.197 r  graph_inst/reach_bar0_carry_i_7/O
                         net (fo=5, routed)           0.838     3.035    graph_inst/current_bar_y_reg[7]_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  graph_inst/reach_bar0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.159    graph_inst/reach_bar0_carry_i_4_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.535 r  graph_inst/reach_bar0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.535    graph_inst/reach_bar0_carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.789 r  graph_inst/reach_bar0_carry__0/CO[0]
                         net (fo=1, routed)           0.455     4.244    graph_inst/reach_bar0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.367     4.611 r  graph_inst/dig0[3]_i_5/O
                         net (fo=1, routed)           0.417     5.028    graph_inst/dig0[3]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  graph_inst/dig0[3]_i_3/O
                         net (fo=2, routed)           0.633     5.785    graph_inst/dig0[3]_i_3_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.909 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.360     6.269    graph_inst/dig0[3]_i_1_n_0
    SLICE_X12Y11         FDCE                                         r  graph_inst/dig0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.574    38.094    graph_inst/CLK
    SLICE_X12Y11         FDCE                                         r  graph_inst/dig0_reg[1]/C
                         clock pessimism              0.569    38.662    
                         clock uncertainty           -0.164    38.499    
    SLICE_X12Y11         FDCE (Setup_fdce_C_CE)      -0.169    38.330    graph_inst/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                 32.061    

Slack (MET) :             32.774ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/current_ball_y_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.119ns (17.513%)  route 5.271ns (82.487%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.879     1.299    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.598 r  sync_inst/g0_b0_i_30/O
                         net (fo=6, routed)           1.485     3.083    sync_inst/g0_b0_i_30_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.207 r  sync_inst/dig0[3]_i_6/O
                         net (fo=1, routed)           0.303     3.510    sync_inst/dig0[3]_i_6_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.634 r  sync_inst/dig0[3]_i_4/O
                         net (fo=5, routed)           0.901     4.535    graph_inst/current_ball_x_reg[9]_1
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.153     4.688 r  graph_inst/current_ball_x[9]_i_1/O
                         net (fo=16, routed)          0.702     5.390    graph_inst/current_ball_x[9]_i_1_n_0
    SLICE_X10Y11         FDPE                                         r  graph_inst/current_ball_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X10Y11         FDPE                                         r  graph_inst/current_ball_y_reg[6]/C
                         clock pessimism              0.605    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X10Y11         FDPE (Setup_fdpe_C_CE)      -0.372    38.164    graph_inst/current_ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.164    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 32.774    

Slack (MET) :             32.774ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/current_ball_y_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.119ns (17.513%)  route 5.271ns (82.487%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.095 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.879     1.299    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.598 r  sync_inst/g0_b0_i_30/O
                         net (fo=6, routed)           1.485     3.083    sync_inst/g0_b0_i_30_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.207 r  sync_inst/dig0[3]_i_6/O
                         net (fo=1, routed)           0.303     3.510    sync_inst/dig0[3]_i_6_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.634 r  sync_inst/dig0[3]_i_4/O
                         net (fo=5, routed)           0.901     4.535    graph_inst/current_ball_x_reg[9]_1
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.153     4.688 r  graph_inst/current_ball_x[9]_i_1/O
                         net (fo=16, routed)          0.702     5.390    graph_inst/current_ball_x[9]_i_1_n_0
    SLICE_X10Y11         FDPE                                         r  graph_inst/current_ball_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    38.095    graph_inst/CLK
    SLICE_X10Y11         FDPE                                         r  graph_inst/current_ball_y_reg[7]/C
                         clock pessimism              0.605    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X10Y11         FDPE (Setup_fdpe_C_CE)      -0.372    38.164    graph_inst/current_ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.164    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 32.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    keypad_inst/CLK
    SLICE_X5Y6           FDCE                                         r  keypad_inst/keypad_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.246 r  keypad_inst/keypad_out_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.146    debounce_inst/btn_in_d_reg[1][4]_0[0]
    SLICE_X7Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X7Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
                         clock pessimism              0.113    -0.371    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.070    -0.301    debounce_inst/btn_in_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    debounce_inst/CLK
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  debounce_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.121    -0.102    debounce_inst/btn_in_d_reg[2][0]
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.113    -0.371    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.070    -0.301    debounce_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    debounce_inst/CLK
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  debounce_inst/btn_in_d_reg[2][2]/Q
                         net (fo=2, routed)           0.122    -0.101    debounce_inst/btn_in_d_reg[2][2]
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/C
                         clock pessimism              0.113    -0.371    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.070    -0.301    debounce_inst/btn_in_d_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    keypad_inst/CLK
    SLICE_X5Y6           FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.246 r  keypad_inst/keypad_out_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.091    debounce_inst/btn_in_d_reg[1][4]_0[1]
    SLICE_X7Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X7Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
                         clock pessimism              0.113    -0.371    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.066    -0.305    debounce_inst/btn_in_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.093%)  route 0.118ns (41.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    debounce_inst/CLK
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  debounce_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.118    -0.104    debounce_inst/btn_in_d_reg[2][1]
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X7Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.113    -0.371    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.047    -0.324    debounce_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.901%)  route 0.084ns (27.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.418    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.290 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          0.084    -0.205    sync_inst/c_h_reg[9]_0[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.099    -0.106 r  sync_inst/c_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    sync_inst/c_h_1[5]
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.515    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[5]/C
                         clock pessimism              0.097    -0.418    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.091    -0.327    sync_inst/c_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graph_inst/dig1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.418    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  graph_inst/dig1_reg[3]/Q
                         net (fo=3, routed)           0.134    -0.143    graph_inst/dig1_reg[3]_0[3]
    SLICE_X15Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.098 r  graph_inst/dig1[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.098    graph_inst/dig1[3]_i_2_n_0
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.515    graph_inst/CLK
    SLICE_X15Y10         FDCE                                         r  graph_inst/dig1_reg[3]/C
                         clock pessimism              0.097    -0.418    
    SLICE_X15Y10         FDCE (Hold_fdce_C_D)         0.092    -0.326    graph_inst/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.417    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.289 r  sync_inst/c_v_reg[1]/Q
                         net (fo=20, routed)          0.099    -0.189    sync_inst/c_v[1]
    SLICE_X11Y7          LUT6 (Prop_lut6_I3_O)        0.099    -0.090 r  sync_inst/c_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    sync_inst/c_v_0[3]
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.514    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[3]/C
                         clock pessimism              0.097    -0.417    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.092    -0.325    sync_inst/c_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.388%)  route 0.143ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    debounce_inst/CLK
    SLICE_X6Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  debounce_inst/btn_in_d_reg[1][3]/Q
                         net (fo=20, routed)          0.143    -0.079    debounce_inst/btn_in_d_reg[1][3]
    SLICE_X6Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X6Y6           FDCE                                         r  debounce_inst/btn_in_d_reg[2][3]/C
                         clock pessimism              0.097    -0.387    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.063    -0.324    debounce_inst/btn_in_d_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.706%)  route 0.153ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.623    -0.387    debounce_inst/CLK
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  debounce_inst/btn_in_d_reg[1][2]/Q
                         net (fo=2, routed)           0.153    -0.069    debounce_inst/btn_in_d_reg[1][2]
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.892    -0.484    debounce_inst/CLK
    SLICE_X6Y5           FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
                         clock pessimism              0.097    -0.387    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.063    -0.324    debounce_inst/btn_in_d_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y5       debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y5       debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y5       debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y5       debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y5       debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y5       debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y5       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y5       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y5       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y6       debounce_inst/btn_in_d_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.851ns  (logic 6.549ns (27.458%)  route 17.302ns (72.542%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.027    13.389    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.824    19.336    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    22.851 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.851    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.732ns  (logic 6.572ns (27.690%)  route 17.161ns (72.310%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.027    13.389    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.683    19.195    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    22.733 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.733    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.573ns  (logic 6.563ns (27.841%)  route 17.010ns (72.159%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.027    13.389    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.532    19.044    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    22.573 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.573    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.544ns  (logic 6.545ns (27.797%)  route 17.000ns (72.203%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.027    13.389    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.521    19.034    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    22.545 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.545    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.422ns  (logic 6.581ns (28.097%)  route 16.841ns (71.903%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.643    13.005    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.747    18.875    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    22.422 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.422    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.345ns  (logic 6.565ns (28.121%)  route 16.780ns (71.879%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 r  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 r  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 r  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 f  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 f  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.632    12.994    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.124    13.118 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.697    18.815    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    22.345 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.345    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.290ns  (logic 6.591ns (28.297%)  route 16.700ns (71.703%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.643    13.005    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.606    18.734    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    22.291 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.291    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.205ns  (logic 6.566ns (28.296%)  route 16.639ns (71.704%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 r  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 r  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 r  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 f  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 f  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.632    12.994    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.124    13.118 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.556    18.673    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    22.206 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.206    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.130ns  (logic 6.581ns (28.452%)  route 16.549ns (71.548%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 f  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 f  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 f  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 r  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 r  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 r  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.643    13.005    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.455    18.583    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    22.130 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.130    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.059ns  (logic 6.571ns (28.495%)  route 16.488ns (71.505%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.752    -1.000    sync_inst/clk_out1
    SLICE_X11Y10         FDCE                                         r  sync_inst/c_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.581 r  sync_inst/c_h_reg[6]/Q
                         net (fo=29, routed)          1.860     1.280    sync_inst/c_h_reg[9]_0[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I2_O)        0.299     1.579 r  sync_inst/g0_b0_i_18/O
                         net (fo=5, routed)           0.847     2.426    sync_inst/g0_b0_i_18_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124     2.550 f  sync_inst/g0_b0_i_10/O
                         net (fo=6, routed)           0.830     3.380    sync_inst/g0_b0_i_10_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.532 f  sync_inst/red_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          1.156     4.689    sync_inst/red_OBUF[3]_inst_i_5_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I2_O)        0.360     5.049 r  sync_inst/g0_b2_i_3/O
                         net (fo=125, routed)         3.154     8.203    sync_inst/graph_inst/row_addr[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.348     8.551 r  sync_inst/g30_b2/O
                         net (fo=1, routed)           0.000     8.551    sync_inst/g30_b2_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.792 r  sync_inst/red_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.812     9.603    sync_inst/red_OBUF[3]_inst_i_160_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.298     9.901 r  sync_inst/red_OBUF[3]_inst_i_62/O
                         net (fo=1, routed)           0.959    10.861    sync_inst/red_OBUF[3]_inst_i_62_n_0
    SLICE_X16Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.985 f  sync_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.000    10.985    sync_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X16Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    11.232 f  sync_inst/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.832    12.064    sync_inst/red_OBUF[3]_inst_i_14_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.298    12.362 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.632    12.994    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.124    13.118 r  sync_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.405    18.523    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    22.059 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.059    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.927ns  (logic 0.658ns (70.955%)  route 0.269ns (29.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.653    -1.552    graph_inst/CLK
    SLICE_X5Y9           FDPE                                         r  graph_inst/current_bar_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  graph_inst/current_bar_y_reg[7]/Q
                         net (fo=15, routed)          0.269    -0.916    graph_inst/Q[6]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.100    -0.816 r  graph_inst/next_bar_y0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.816    graph_inst/next_bar_y0_carry__0_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -0.625 r  graph_inst/next_bar_y0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.625    graph_inst/next_bar_y__0[7]
    SLICE_X6Y9           LDPE                                         r  graph_inst/next_bar_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.928ns  (logic 0.662ns (71.310%)  route 0.266ns (28.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.653    -1.552    graph_inst/CLK
    SLICE_X5Y9           FDPE                                         r  graph_inst/current_bar_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  graph_inst/current_bar_y_reg[7]/Q
                         net (fo=15, routed)          0.266    -0.919    graph_inst/Q[6]
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.100    -0.819 r  graph_inst/next_bar_y0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.819    graph_inst/next_bar_y0_carry__0_i_1_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -0.624 r  graph_inst/next_bar_y0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.624    graph_inst/next_bar_y__0[8]
    SLICE_X6Y9           LDCE                                         r  graph_inst/next_bar_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.009ns  (logic 0.710ns (70.371%)  route 0.299ns (29.629%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.418    -1.133 r  graph_inst/current_bar_y_reg[5]/Q
                         net (fo=12, routed)          0.299    -0.834    graph_inst/Q[4]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.100    -0.734 r  graph_inst/next_bar_y0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.734    graph_inst/next_bar_y0_carry__0_i_4_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -0.542 r  graph_inst/next_bar_y0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.542    graph_inst/next_bar_y__0[5]
    SLICE_X6Y9           LDCE                                         r  graph_inst/next_bar_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.710ns (64.252%)  route 0.395ns (35.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.418    -1.133 r  graph_inst/current_bar_y_reg[1]/Q
                         net (fo=14, routed)          0.395    -0.738    graph_inst/Q[0]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.292    -0.446 r  graph_inst/next_bar_y0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.446    graph_inst/next_bar_y__0[1]
    SLICE_X6Y8           LDCE                                         r  graph_inst/next_bar_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.807ns (72.051%)  route 0.313ns (27.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X5Y8           FDPE                                         r  graph_inst/current_bar_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.367    -1.184 r  graph_inst/current_bar_y_reg[2]/Q
                         net (fo=16, routed)          0.313    -0.871    graph_inst/Q[1]
    SLICE_X6Y8           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.440    -0.431 r  graph_inst/next_bar_y0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.431    graph_inst/next_bar_y__0[3]
    SLICE_X6Y8           LDPE                                         r  graph_inst/next_bar_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.137ns  (logic 0.706ns (62.089%)  route 0.431ns (37.911%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X5Y8           FDCE                                         r  graph_inst/current_bar_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.367    -1.184 r  graph_inst/current_bar_y_reg[4]/Q
                         net (fo=14, routed)          0.431    -0.753    graph_inst/Q[3]
    SLICE_X6Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339    -0.414 r  graph_inst/next_bar_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.414    graph_inst/next_bar_y__0[6]
    SLICE_X6Y9           LDPE                                         r  graph_inst/next_bar_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.151ns  (logic 0.659ns (57.250%)  route 0.492ns (42.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.653    -1.552    graph_inst/CLK
    SLICE_X5Y10          FDCE                                         r  graph_inst/current_bar_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.367    -1.185 r  graph_inst/current_bar_y_reg[9]/Q
                         net (fo=11, routed)          0.492    -0.693    graph_inst/Q[8]
    SLICE_X6Y10          LUT2 (Prop_lut2_I1_O)        0.100    -0.593 r  graph_inst/next_bar_y0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.593    graph_inst/next_bar_y0_carry__1_i_1_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -0.401 r  graph_inst/next_bar_y0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.401    graph_inst/next_bar_y__0[9]
    SLICE_X6Y10          LDCE                                         r  graph_inst/next_bar_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.164ns  (logic 0.643ns (55.239%)  route 0.521ns (44.761%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X5Y8           FDPE                                         r  graph_inst/current_bar_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.367    -1.184 r  graph_inst/current_bar_y_reg[2]/Q
                         net (fo=16, routed)          0.521    -0.663    graph_inst/Q[1]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.100    -0.563 r  graph_inst/next_bar_y0_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.563    graph_inst/next_bar_y0_carry_i_5_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -0.387 r  graph_inst/next_bar_y0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.387    graph_inst/next_bar_y__0[2]
    SLICE_X6Y8           LDPE                                         r  graph_inst/next_bar_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/current_bar_y_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.859ns (73.291%)  route 0.313ns (26.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.654    -1.551    graph_inst/CLK
    SLICE_X5Y8           FDPE                                         r  graph_inst/current_bar_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.367    -1.184 r  graph_inst/current_bar_y_reg[2]/Q
                         net (fo=16, routed)          0.313    -0.871    graph_inst/Q[1]
    SLICE_X6Y8           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492    -0.379 r  graph_inst/next_bar_y0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.379    graph_inst/next_bar_y__0[4]
    SLICE_X6Y8           LDCE                                         r  graph_inst/next_bar_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/next_bar_y_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.467ns (33.853%)  route 0.912ns (66.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.575    -1.630    graph_inst/CLK
    SLICE_X9Y10          FDCE                                         r  graph_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.367    -1.263 f  graph_inst/state_reg_reg[1]/Q
                         net (fo=49, routed)          0.366    -0.897    graph_inst/state_reg_reg[1]_0[1]
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.100    -0.797 f  graph_inst/next_bar_y_reg[9]_i_2/O
                         net (fo=9, routed)           0.546    -0.251    graph_inst/game_stop
    SLICE_X6Y10          LDCE                                         f  graph_inst/next_bar_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    20.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    18.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    18.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    19.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.454ns (12.787%)  route 9.914ns (87.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.849    11.367    sync_inst/AR[0]
    SLICE_X11Y7          FDCE                                         f  sync_inst/c_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.577    -1.628    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.454ns (12.787%)  route 9.914ns (87.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.849    11.367    sync_inst/AR[0]
    SLICE_X11Y7          FDCE                                         f  sync_inst/c_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.577    -1.628    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.454ns (12.787%)  route 9.914ns (87.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.849    11.367    sync_inst/AR[0]
    SLICE_X11Y7          FDCE                                         f  sync_inst/c_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.577    -1.628    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.454ns (12.787%)  route 9.914ns (87.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.849    11.367    sync_inst/AR[0]
    SLICE_X11Y7          FDCE                                         f  sync_inst/c_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.577    -1.628    sync_inst/clk_out1
    SLICE_X11Y7          FDCE                                         r  sync_inst/c_v_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.454ns (12.787%)  route 9.914ns (87.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.849    11.367    sync_inst/AR[0]
    SLICE_X10Y7          FDCE                                         f  sync_inst/c_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.577    -1.628    sync_inst/clk_out1
    SLICE_X10Y7          FDCE                                         r  sync_inst/c_v_reg[4]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.454ns (12.980%)  route 9.745ns (87.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.680    11.199    sync_inst/AR[0]
    SLICE_X13Y7          FDCE                                         f  sync_inst/c_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.576    -1.629    sync_inst/clk_out1
    SLICE_X13Y7          FDCE                                         r  sync_inst/c_v_reg[5]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.454ns (12.980%)  route 9.745ns (87.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.680    11.199    sync_inst/AR[0]
    SLICE_X12Y7          FDCE                                         f  sync_inst/c_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.576    -1.629    sync_inst/clk_out1
    SLICE_X12Y7          FDCE                                         r  sync_inst/c_v_reg[6]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.454ns (12.980%)  route 9.745ns (87.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.680    11.199    sync_inst/AR[0]
    SLICE_X13Y7          FDCE                                         f  sync_inst/c_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.576    -1.629    sync_inst/clk_out1
    SLICE_X13Y7          FDCE                                         r  sync_inst/c_v_reg[7]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.454ns (12.980%)  route 9.745ns (87.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.680    11.199    sync_inst/AR[0]
    SLICE_X13Y7          FDCE                                         f  sync_inst/c_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.576    -1.629    sync_inst/clk_out1
    SLICE_X13Y7          FDCE                                         r  sync_inst/c_v_reg[8]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            sync_inst/c_v_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.454ns (12.980%)  route 9.745ns (87.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           6.065     7.395    keypad_inst/reset
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.519 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         3.680    11.199    sync_inst/AR[0]
    SLICE_X12Y7          FDCE                                         f  sync_inst/c_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.576    -1.629    sync_inst/clk_out1
    SLICE_X12Y7          FDCE                                         r  sync_inst/c_v_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.243ns (70.845%)  route 0.100ns (29.155%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           LDPE                         0.000     0.000 r  graph_inst/next_bar_y_reg[2]/G
    SLICE_X6Y8           LDPE (EnToQ_ldpe_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[2]/Q
                         net (fo=1, routed)           0.100     0.343    graph_inst/next_bar_y[2]
    SLICE_X5Y8           FDPE                                         r  graph_inst/current_bar_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X5Y8           FDPE                                         r  graph_inst/current_bar_y_reg[2]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.243ns (68.838%)  route 0.110ns (31.162%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           LDCE                         0.000     0.000 r  graph_inst/next_bar_y_reg[1]/G
    SLICE_X6Y8           LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[1]/Q
                         net (fo=1, routed)           0.110     0.353    graph_inst/next_bar_y[1]
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X6Y7           FDCE                                         r  graph_inst/current_bar_y_reg[1]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.243ns (61.342%)  route 0.153ns (38.658%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          LDCE                         0.000     0.000 r  graph_inst/next_bar_y_reg[9]/G
    SLICE_X6Y10          LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[9]/Q
                         net (fo=1, routed)           0.153     0.396    graph_inst/next_bar_y[9]
    SLICE_X5Y10          FDCE                                         r  graph_inst/current_bar_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.890    -0.486    graph_inst/CLK
    SLICE_X5Y10          FDCE                                         r  graph_inst/current_bar_y_reg[9]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.243ns (60.257%)  route 0.160ns (39.743%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           LDCE                         0.000     0.000 r  graph_inst/next_bar_y_reg[4]/G
    SLICE_X6Y8           LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[4]/Q
                         net (fo=1, routed)           0.160     0.403    graph_inst/next_bar_y[4]
    SLICE_X5Y8           FDCE                                         r  graph_inst/current_bar_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X5Y8           FDCE                                         r  graph_inst/current_bar_y_reg[4]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.243ns (60.257%)  route 0.160ns (39.743%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDPE                         0.000     0.000 r  graph_inst/next_bar_y_reg[7]/G
    SLICE_X6Y9           LDPE (EnToQ_ldpe_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[7]/Q
                         net (fo=1, routed)           0.160     0.403    graph_inst/next_bar_y[7]
    SLICE_X5Y9           FDPE                                         r  graph_inst/current_bar_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X5Y9           FDPE                                         r  graph_inst/current_bar_y_reg[7]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.243ns (60.257%)  route 0.160ns (39.743%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDCE                         0.000     0.000 r  graph_inst/next_bar_y_reg[8]/G
    SLICE_X6Y9           LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[8]/Q
                         net (fo=1, routed)           0.160     0.403    graph_inst/next_bar_y[8]
    SLICE_X5Y9           FDCE                                         r  graph_inst/current_bar_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X5Y9           FDCE                                         r  graph_inst/current_bar_y_reg[8]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.243ns (59.285%)  route 0.167ns (40.715%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           LDPE                         0.000     0.000 r  graph_inst/next_bar_y_reg[6]/G
    SLICE_X6Y9           LDPE (EnToQ_ldpe_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[6]/Q
                         net (fo=1, routed)           0.167     0.410    graph_inst/next_bar_y[6]
    SLICE_X6Y7           FDPE                                         r  graph_inst/current_bar_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X6Y7           FDPE                                         r  graph_inst/current_bar_y_reg[6]/C

Slack:                    inf
  Source:                 graph_inst/next_bar_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            graph_inst/current_bar_y_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.243ns (42.131%)  route 0.334ns (57.869%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           LDPE                         0.000     0.000 r  graph_inst/next_bar_y_reg[3]/G
    SLICE_X6Y8           LDPE (EnToQ_ldpe_G_Q)        0.243     0.243 r  graph_inst/next_bar_y_reg[3]/Q
                         net (fo=1, routed)           0.334     0.577    graph_inst/next_bar_y[3]
    SLICE_X6Y7           FDPE                                         r  graph_inst/current_bar_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.891    -0.485    graph_inst/CLK
    SLICE_X6Y7           FDPE                                         r  graph_inst/current_bar_y_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.341%)  route 0.568ns (92.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    keypad_inst/locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         0.155     0.613    keypad_inst/AR[0]
    SLICE_X0Y3           FDCE                                         f  keypad_inst/sclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.893    -0.483    keypad_inst/CLK
    SLICE_X0Y3           FDCE                                         r  keypad_inst/sclk_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/sclk_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.341%)  route 0.568ns (92.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    keypad_inst/locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=132, routed)         0.155     0.613    keypad_inst/AR[0]
    SLICE_X0Y3           FDCE                                         f  keypad_inst/sclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.893    -0.483    keypad_inst/CLK
    SLICE_X0Y3           FDCE                                         r  keypad_inst/sclk_reg[5]/C





