// Seed: 2514263957
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  always if ({-1, ~id_1, id_0, (-1)}) id_3 <= -1;
  wire id_4, id_5;
  tri1 id_6, id_7;
  wire id_8 = id_7 !=? 1;
  assign module_1.type_3 = 0;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
macromodule module_1 (
    output wand id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    id_15,
    output tri0 id_11,
    input tri0 id_12,
    output tri0 id_13
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
