<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>axi_lite_uart_lite.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="axi_lite_uart_lite.v"></a><a name="Topic82"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">axi_lite_uart_lite.v</div>
</div>

<a name="Authors"></a><a name="Topic83"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic84"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic85"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2024/02/29"></a><a name="Topic86"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2024/02/29</div>
</div>

<a name="Information"></a><a name="Topic87"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic88"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>AXI Lite UART is a core for interfacing with UART devices.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic89"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2024 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="axi_lite_uart_lite"></a><a name="Topic90"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">axi_lite_uart_lite</div>
 <div class="CBody"><p>AXI Lite based uart device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH</td><td class="CDLDefinition"><p>Width of the axi address bus</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH</td><td class="CDLDefinition"><p>Number of bytes for the data bus</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED</td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">BAUD_RATE</td><td class="CDLDefinition"><p>Serial Baud, this can be any value including non-standard.</p></td></tr><tr><td class="CDLEntry">PARITY_TYPE</td><td class="CDLDefinition"><p>Set the parity type, 0 = none, 1 = even, 2 = odd, 3 = mark, 4 = space.</p></td></tr><tr><td class="CDLEntry">STOP_BITS</td><td class="CDLDefinition"><p>Number of stop bits, 0 to crazy non-standard amounts.</p></td></tr><tr><td class="CDLEntry">DATA_BITS</td><td class="CDLDefinition"><p>Number of data bits, 1 to 8.</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in tx baud enable. This will delay the time the bit output starts.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">arstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">s_axi_awvalid</td><td class="CDLDefinition"><p>Axi Lite aw valid</p></td></tr><tr><td class="CDLEntry">s_axi_awaddr</td><td class="CDLDefinition"><p>Axi Lite aw addr</p></td></tr><tr><td class="CDLEntry">s_axi_awprot</td><td class="CDLDefinition"><p>Axi Lite aw prot</p></td></tr><tr><td class="CDLEntry">s_axi_awready</td><td class="CDLDefinition"><p>Axi Lite aw ready</p></td></tr><tr><td class="CDLEntry">s_axi_wvalid</td><td class="CDLDefinition"><p>Axi Lite w valid</p></td></tr><tr><td class="CDLEntry">s_axi_wdata</td><td class="CDLDefinition"><p>Axi Lite w data</p></td></tr><tr><td class="CDLEntry">s_axi_wstrb</td><td class="CDLDefinition"><p>Axi Lite w strb</p></td></tr><tr><td class="CDLEntry">s_axi_wready</td><td class="CDLDefinition"><p>Axi Lite w ready</p></td></tr><tr><td class="CDLEntry">s_axi_bvalid</td><td class="CDLDefinition"><p>Axi Lite b valid</p></td></tr><tr><td class="CDLEntry">s_axi_bresp</td><td class="CDLDefinition"><p>Axi Lite b resp</p></td></tr><tr><td class="CDLEntry">s_axi_bready</td><td class="CDLDefinition"><p>Axi Lite b ready</p></td></tr><tr><td class="CDLEntry">s_axi_arvalid</td><td class="CDLDefinition"><p>Axi Lite ar valid</p></td></tr><tr><td class="CDLEntry">s_axi_araddr</td><td class="CDLDefinition"><p>Axi Lite ar addr</p></td></tr><tr><td class="CDLEntry">s_axi_arprot</td><td class="CDLDefinition"><p>Axi Lite ar prot</p></td></tr><tr><td class="CDLEntry">s_axi_arready</td><td class="CDLDefinition"><p>Axi Lite ar ready</p></td></tr><tr><td class="CDLEntry">s_axi_rvalid</td><td class="CDLDefinition"><p>Axi Lite r valid</p></td></tr><tr><td class="CDLEntry">s_axi_rdata</td><td class="CDLDefinition"><p>Axi Lite r data</p></td></tr><tr><td class="CDLEntry">s_axi_rresp</td><td class="CDLDefinition"><p>Axi Lite r resp</p></td></tr><tr><td class="CDLEntry">s_axi_rready</td><td class="CDLDefinition"><p>Axi Lite r ready</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">tx</td><td class="CDLDefinition"><p>transmit for UART (output to RX)</p></td></tr><tr><td class="CDLEntry">rx</td><td class="CDLDefinition"><p>receive for UART (input from TX)</p></td></tr></table></div>
</div>

<a name="axi_lite_uart_lite.up_rreq"></a><a name="Topic91"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rreq</div>
 <div id="NDPrototype91" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rreq</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="axi_lite_uart_lite.up_rack"></a><a name="Topic92"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rack</div>
 <div id="NDPrototype92" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rack</div></div>
 <div class="CBody"><p>uP read bus acknowledge</p></div>
</div>

<a name="axi_lite_uart_lite.up_raddr"></a><a name="Topic93"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_raddr</div>
 <div id="NDPrototype93" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">/</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5"><span class="SHNumber">2</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr</div></div></div></div>
 <div class="CBody"><p>uP read bus address</p></div>
</div>

<a name="axi_lite_uart_lite.up_rdata"></a><a name="Topic94"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rdata</div>
 <div id="NDPrototype94" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] up_rdata</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="axi_lite_uart_lite.up_wreq"></a><a name="Topic95"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wreq</div>
 <div id="NDPrototype95" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wreq</div></div>
 <div class="CBody"><p>uP write bus request</p></div>
</div>

<a name="axi_lite_uart_lite.up_wack"></a><a name="Topic96"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wack</div>
 <div id="NDPrototype96" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wack</div></div>
 <div class="CBody"><p>uP write bus acknowledge</p></div>
</div>

<a name="axi_lite_uart_lite.up_waddr"></a><a name="Topic97"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_waddr</div>
 <div id="NDPrototype97" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">/</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5"><span class="SHNumber">2</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr</div></div></div></div>
 <div class="CBody"><p>uP write bus address</p></div>
</div>

<a name="axi_lite_uart_lite.up_wdata"></a><a name="Topic98"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wdata</div>
 <div id="NDPrototype98" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] up_wdata</div></div>
 <div class="CBody"><p>uP write bus data</p></div>
</div>

<a name="axi_lite_uart_lite.Instantianted_Modules"></a><a name="Topic99"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantianted Modules</div>
</div>

<a name="inst_up_axi"></a><a name="Topic100"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_up_axi</div>
 <div id="NDPrototype100" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2">up_axi #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">AXI_ADDRESS_WIDTH(ADDRESS_WIDTH)</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) inst_up_axi ( .up_rstn (arstn), .up_clk (aclk), .up_axi_awvalid(s_axi_awvalid), .up_axi_awaddr(s_axi_awaddr), .up_axi_awready(s_axi_awready), .up_axi_wvalid(s_axi_wvalid), .up_axi_wdata(s_axi_wdata), .up_axi_wstrb(s_axi_wstrb), .up_axi_wready(s_axi_wready), .up_axi_bvalid(s_axi_bvalid), .up_axi_bresp(s_axi_bresp), .up_axi_bready(s_axi_bready), .up_axi_arvalid(s_axi_arvalid), .up_axi_araddr(s_axi_araddr), .up_axi_arready(s_axi_arready), .up_axi_rvalid(s_axi_rvalid), .up_axi_rresp(s_axi_rresp), .up_axi_rdata(s_axi_rdata), .up_axi_rready(s_axi_rready), .up_wreq(up_wreq), .up_waddr(up_waddr), .up_wdata(up_wdata), .up_wack(up_wack), .up_rreq(up_rreq), .up_raddr(up_raddr), .up_rdata(up_rdata), .up_rack(up_rack) )</div></div></div></div>
 <div class="CBody"><p>Module instance of up_axi for the AXI Lite bus to the uP bus.</p></div>
</div>

<a name="inst_up_uart_lite"></a><a name="Topic101"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_up_uart_lite</div>
 <div id="NDPrototype101" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/10/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/10/2">up_uart_lite #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH(ADDRESS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH(BUS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">CLOCK_SPEED(CLOCK_SPEED),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">BAUD_RATE(BAUD_RATE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">PARITY_TYPE(PARITY_TYPE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">STOP_BITS(STOP_BITS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DATA_BITS(DATA_BITS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">RX_BAUD_DELAY(RX_BAUD_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">TX_BAUD_DELAY(TX_BAUD_DELAY)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="9/4/10/5" data-NarrowGridArea="11/1/12/4" style="grid-area:9/4/10/5">) inst_up_uart_lite ( .clk(aclk), .rstn(arstn), .up_rreq(up_rreq), .up_rack(up_rack), .up_raddr(up_raddr), .up_rdata(up_rdata), .up_wreq(up_wreq), .up_wack(up_wack), .up_waddr(up_waddr), .up_wdata(up_wdata), .irq(irq), .tx(tx), .rx(rx) )</div></div></div></div>
 <div class="CBody"><p>Module instance of up_uart creating a Logic wrapper for uart axis bus cores to interface with uP bus.</p></div>
</div>

</body></html>