

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Fri Jan 28 10:58:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.825 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        3|  10.000 ns|  30.000 ns|    2|    4|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    279|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      9|    -|
|Multiplexer      |        -|    -|       -|    202|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table_U  |sin_table  |        0|  8|   9|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  8|   9|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_293_p2                    |         -|   0|  0|  15|           1|           8|
    |idx_1_fu_437_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_4_fu_351_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_7_fu_423_p2                  |         -|   0|  0|  15|           8|           7|
    |idx_fu_365_p2                    |         -|   0|  0|  15|           8|           7|
    |sub_ln26_1_fu_329_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln26_3_fu_387_p2             |         -|   0|  0|  14|           1|           6|
    |sub_ln26_4_fu_401_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln26_fu_315_p2               |         -|   0|  0|  14|           1|           6|
    |ap_condition_211                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_249                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_531                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_533                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_535                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_536                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_638                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state5  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state5  |       and|   0|  0|   2|           1|           1|
    |grp_fu_259_p2                    |       and|   0|  0|   2|           1|           1|
    |grp_fu_287_p2                    |       and|   0|  0|   2|           1|           1|
    |grp_fu_215_p2                    |      icmp|   0|  0|  18|          32|           9|
    |grp_fu_221_p2                    |      icmp|   0|  0|  18|          32|           7|
    |grp_fu_237_p2                    |      icmp|   0|  0|  16|          26|           1|
    |grp_fu_253_p2                    |      icmp|   0|  0|  15|          25|           1|
    |grp_fu_275_p2                    |      icmp|   0|  0|  15|          25|           1|
    |grp_fu_281_p2                    |      icmp|   0|  0|  18|          32|           8|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io               |        or|   0|  0|   2|           1|           1|
    |ap_condition_219                 |        or|   0|  0|   2|           1|           1|
    |ap_condition_257                 |        or|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_415_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln26_fu_343_p3            |    select|   0|  0|   7|           1|           7|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 279|         228|         120|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |angle_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                              |  48|          9|    1|          9|
    |ap_phi_mux_signal_tmp_1_phi_fu_196_p4  |  14|          3|    9|         27|
    |ap_phi_mux_signal_tmp_phi_fu_165_p4    |  14|          3|    9|         27|
    |idx_2_reg_153                          |   9|          2|    7|         14|
    |idx_3_i22_ph_reg_202                   |  14|          3|    7|         21|
    |idx_3_i_ph_reg_171                     |  14|          3|    7|         21|
    |idx_5_reg_184                          |   9|          2|    7|         14|
    |sin_table_address0                     |  25|          5|    7|         35|
    |sinus_1_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |sinus_1_V_TDATA_int_regslice           |  14|          3|   32|         96|
    |sinus_2_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |sinus_2_V_TDATA_int_regslice           |  14|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 202|         42|  121|        366|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |and_ln17_1_reg_555    |  1|   0|    1|          0|
    |and_ln17_reg_520      |  1|   0|    1|          0|
    |ap_CS_fsm             |  8|   0|    8|          0|
    |icmp_ln13_1_reg_551   |  1|   0|    1|          0|
    |icmp_ln13_reg_516     |  1|   0|    1|          0|
    |icmp_ln9_1_reg_547    |  1|   0|    1|          0|
    |icmp_ln9_reg_512      |  1|   0|    1|          0|
    |idx_2_reg_153         |  7|   0|    7|          0|
    |idx_3_i22_ph_reg_202  |  7|   0|    7|          0|
    |idx_3_i_ph_reg_171    |  7|   0|    7|          0|
    |idx_5_reg_184         |  7|   0|    7|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 42|   0|   42|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|start_r           |   in|    1|     ap_none|       start_r|        scalar|
|debug             |   in|    1|     ap_none|         debug|        scalar|
|step              |   in|    1|     ap_none|          step|        scalar|
|angle_V_TDATA     |   in|   32|        axis|       angle_V|       pointer|
|angle_V_TVALID    |   in|    1|        axis|       angle_V|       pointer|
|angle_V_TREADY    |  out|    1|        axis|       angle_V|       pointer|
|sinus_1_V_TDATA   |  out|   32|        axis|     sinus_1_V|       pointer|
|sinus_1_V_TVALID  |  out|    1|        axis|     sinus_1_V|       pointer|
|sinus_1_V_TREADY  |   in|    1|        axis|     sinus_1_V|       pointer|
|sinus_2_V_TDATA   |  out|   32|        axis|     sinus_2_V|       pointer|
|sinus_2_V_TVALID  |  out|    1|        axis|     sinus_2_V|       pointer|
|sinus_2_V_TREADY  |   in|    1|        axis|     sinus_2_V|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

