<h2 id="Ncore3.7FSYS:2024w39:-Highlights:">Highlights: </h2><h3 id="Ncore3.7FSYS:2024w39:-Naveen:">Naveen:</h3><h3 id="Ncore3.7FSYS:2024w39:-Urvish:">Urvish :</h3><ul><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15482" rel="nofollow">CONC-15482</a> : FSYS Self-checking test write followed by read txn from ACELITEE initiator to DII, failure with ewa : IOAIU-4 DII [1][IG-1] Data Mismatch.</p></li><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15483" rel="nofollow">CONC-15483</a> : dvm cmd req from chi initiator, dvm addr match with sys dii addr: [smi_cmd_msg_dve0] FSYS_SCB: Command req packet didn't match any pending transactions</p></li><li><p>Working on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15367" rel="nofollow">CONC-15367</a> : Failure with Config - hw_cfg_ventana_mesh8x3_mpf &amp; Test - aiu_random_pcie_order_reduce_addr_area_aius : TB Error: fn:give_addr_for_ace_req_noncoh_write unable to find addr even after 10000 iterat</p></li><li><p>Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15399" rel="nofollow">CONC-15399</a>   <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15483" rel="nofollow">CONC-15483</a>   </p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15501" rel="nofollow">CONC-15501</a> : DV/RTL generation fails for configurations - hw_cfg_resiltech_connectivity_mix,hw_cfg_meye_q7_dii</p></li><li><p><strong>Misc.</strong></p><ul><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15503" rel="nofollow">CONC-15503</a> : Option to enable/disable SYSCOREQ/ACK signals for i/f types - ACE, ACE5LITE-DVM, CHI-B, CHI-E</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15484" rel="nofollow">CONC-15484</a> : Verify with FSYS TB - AXI4 without a proxyCache for a Multiported IO-AIU</p></li></ul></li><li><p><strong>ncore3.7 Fsys testplan</strong></p><ul><li><p>Work on 3.7 Fsys testplan for below features </p><ul><li><p>AMBA 5 AXI Support Interface Parity Check</p></li><li><p>CHI-B Interface Protection</p></li></ul></li><li><p>Created initial structure</p></li><li><p>Opened below jiras</p><ul><li><p>Reopened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15469" rel="nofollow">CONC-15469</a> : Need IOAIU uArch document description on how Parity Errors on CHK signals on NativeInterface are handled. </p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15517" rel="nofollow">CONC-15517</a>  : ACE5, ACE5lite-DVM : Update axi/ace interface to drive *_chk signals logic (interface parity signals) &amp; logic to alter *_chk signals to inject the error.</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15518" rel="nofollow">CONC-15518</a> : CHI-B/CHI-E : For interface parity error injection, Provide the plusargs to inject the error channel wise in i/f type chi_if</p></li></ul></li><li><p>Opened below solvnet cases</p><ul><li><p><a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w000033X6nkAAC/interface-protection-based-on-checktype-is-supported-in-which-interfaces" rel="nofollow"><strong>https://solvnetplus.synopsys.com/s/case/5004w000033X6nkAAC/interface-protection-based-on-checktype-is-supported-in-which-interfaces</strong></a></p></li><li><p><a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w000033X7GAAA0/interface-protection-for-checktypeoddparitybyteall-is-supported-for-chib" rel="nofollow"><strong>https://solvnetplus.synopsys.com/s/case/5004w000033X7GAAA0/interface-protection-for-checktypeoddparitybyteall-is-supported-for-chib</strong></a></p><p /></li></ul></li></ul></li></ul>