Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jan 19 15:52:56 2022
| Host         : Sobremesa-de-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Inst_interface_module/Inst_divisor/ov_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_output_module/Inst_divisor/ov_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.335        0.000                      0                  105        0.093        0.000                      0                  105        4.020        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.335        0.000                      0                  105        0.093        0.000                      0                  105        4.020        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 5.333ns (61.851%)  route 3.289ns (38.149%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.821    13.557    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.373    13.930 r  Inst_interface_module/Inst_divisor/code_i[5]_i_1__3/O
                         net (fo=1, routed)           0.000    13.930    Inst_interface_module/Inst_divisor/code_i00_in[5]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.031    15.265    Inst_interface_module/Inst_divisor/code_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 5.333ns (61.880%)  route 3.285ns (38.120%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.817    13.553    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.373    13.926 r  Inst_interface_module/Inst_divisor/code_i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    13.926    Inst_interface_module/Inst_divisor/code_i00_in[10]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.029    15.263    Inst_interface_module/Inst_divisor/code_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 5.333ns (62.053%)  route 3.261ns (37.947%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.793    13.529    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.373    13.902 r  Inst_interface_module/Inst_divisor/code_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.902    Inst_interface_module/Inst_divisor/code_i00_in[7]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.031    15.265    Inst_interface_module/Inst_divisor/code_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 5.328ns (61.829%)  route 3.289ns (38.171%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.821    13.557    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.368    13.925 r  Inst_interface_module/Inst_divisor/code_i[6]_i_1__4/O
                         net (fo=1, routed)           0.000    13.925    Inst_interface_module/Inst_divisor/code_i00_in[6]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    15.309    Inst_interface_module/Inst_divisor/code_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 5.327ns (61.854%)  route 3.285ns (38.146%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.817    13.553    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.367    13.920 r  Inst_interface_module/Inst_divisor/code_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.920    Inst_interface_module/Inst_divisor/code_i00_in[9]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[9]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    15.309    Inst_interface_module/Inst_divisor/code_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 5.329ns (62.035%)  route 3.261ns (37.965%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.793    13.529    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.369    13.898 r  Inst_interface_module/Inst_divisor/code_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.898    Inst_interface_module/Inst_divisor/code_i00_in[8]
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    15.309    Inst_interface_module/Inst_divisor/code_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 5.333ns (62.499%)  route 3.200ns (37.501%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.732    13.468    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.373    13.841 r  Inst_interface_module/Inst_divisor/code_i[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.841    Inst_interface_module/Inst_divisor/code_i00_in[13]
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.594    15.017    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[13]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.031    15.271    Inst_interface_module/Inst_divisor/code_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 5.361ns (62.621%)  route 3.200ns (37.379%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.732    13.468    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.401    13.869 r  Inst_interface_module/Inst_divisor/code_i[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.869    Inst_interface_module/Inst_divisor/code_i00_in[14]
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.594    15.017    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[14]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.075    15.315    Inst_interface_module/Inst_divisor/code_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 5.333ns (62.978%)  route 3.135ns (37.021%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.667    13.403    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.373    13.776 r  Inst_interface_module/Inst_divisor/code_i[11]_i_1__0/O
                         net (fo=1, routed)           0.000    13.776    Inst_interface_module/Inst_divisor/code_i00_in[11]
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.594    15.017    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[11]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.029    15.269    Inst_interface_module/Inst_divisor/code_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_divisor/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_divisor/code_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 5.359ns (63.092%)  route 3.135ns (36.908%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  Inst_interface_module/Inst_divisor/code_i_reg[2]/Q
                         net (fo=2, routed)           0.521     6.284    Inst_interface_module/Inst_divisor/code_i[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.941 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     6.950    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.184    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.301    Inst_interface_module/Inst_divisor/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.555 r  Inst_interface_module/Inst_divisor/i__carry__3_i_1/CO[0]
                         net (fo=4, routed)           0.664     8.219    Inst_interface_module/Inst_divisor/i__carry__3_i_1_n_3
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.367     8.586 r  Inst_interface_module/Inst_divisor/i__carry__3_i_2__0/O
                         net (fo=1, routed)           0.000     8.586    Inst_interface_module/Inst_divisor/i__carry__3_i_2__0_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.133 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.626     9.759    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.302    10.061 r  Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.061    Inst_interface_module/Inst_divisor/i___39_carry__0_i_3__0_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.611 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.611    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.850 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1/O[2]
                         net (fo=2, routed)           0.649    11.499    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___39_carry__1_n_5
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    12.351 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__0_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.465    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.736 r  Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2/CO[0]
                         net (fo=12, routed)          0.667    13.403    Inst_interface_module/Inst_divisor/code_i0_inferred__1/i___84_carry__2_n_3
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.399    13.802 r  Inst_interface_module/Inst_divisor/code_i[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.802    Inst_interface_module/Inst_divisor/code_i00_in[12]
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.594    15.017    Inst_interface_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Inst_interface_module/Inst_divisor/code_i_reg[12]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.075    15.315    Inst_interface_module/Inst_divisor/code_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.169     1.793    Inst_input_module/Inst_synchrnzr_4/sreg_reg_n_0_[0]
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.699    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    Inst_input_module/Inst_synchrnzr_1/sreg_reg_n_0_[0]
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.633    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_input_module/Inst_edgedtctr_3/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[0]/Q
                         net (fo=4, routed)           0.089     1.719    Inst_input_module/Inst_edgedtctr_3/sreg[0]
    SLICE_X11Y73         FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_edgedtctr_3/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X11Y73         FDRE (Hold_fdre_C_D)         0.017     1.512    Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.390%)  route 0.119ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.750    Inst_input_module/Inst_edgedtctr_4/sreg[0]
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.017     1.533    Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.395%)  route 0.190ns (47.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.646 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.190     1.836    Inst_fsm_module/Inst_FSM_Master/current_state[0]
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    Inst_fsm_module/Inst_FSM_Master/next_state__0[1]
    SLICE_X10Y72         FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.833     1.998    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.120     1.638    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.875%)  route 0.194ns (48.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.646 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.194     1.840    Inst_fsm_module/Inst_FSM_Master/current_state[0]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Inst_fsm_module/Inst_FSM_Master/next_state__0[2]
    SLICE_X10Y72         FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.833     1.998    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.121     1.639    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.483%)  route 0.175ns (45.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     1.646 f  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.175     1.821    Inst_fsm_module/Inst_FSM_Master/current_state[0]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.866 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.866    Inst_fsm_module/Inst_FSM_Master/next_state__0[3]
    SLICE_X8Y72          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.833     1.998    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X8Y72          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.120     1.617    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.482    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.805    Inst_input_module/Inst_edgedtctr_4/sreg[1]
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.066     1.548    Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.683%)  route 0.260ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.565     1.484    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.260     1.908    Inst_input_module/Inst_synchrnzr_2/sreg_reg_n_0_[0]
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.996    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X10Y73         SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.631    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Inst_output_module/Inst_divisor/ov_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_output_module/Inst_divisor/ov_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.509    Inst_output_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_output_module/Inst_divisor/ov_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Inst_output_module/Inst_divisor/ov_reg/Q
                         net (fo=8, routed)           0.185     1.835    Inst_output_module/Inst_divisor/ov
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  Inst_output_module/Inst_divisor/ov_i_1/O
                         net (fo=1, routed)           0.000     1.880    Inst_output_module/Inst_divisor/ov_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  Inst_output_module/Inst_divisor/ov_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.858     2.023    Inst_output_module/Inst_divisor/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_output_module/Inst_divisor/ov_reg/C
                         clock pessimism             -0.513     1.509    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.091     1.600    Inst_output_module/Inst_divisor/ov_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y72    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y72    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y72     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y70     Inst_fsm_module/Inst_counter_BLUE/code_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y70     Inst_fsm_module/Inst_counter_BLUE/code_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y72     Inst_fsm_module/Inst_counter_BLUE/code_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71     Inst_fsm_module/Inst_counter_BLUE/code_i_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y70     Inst_fsm_module/Inst_counter_BLUE/code_i_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y73    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C



