

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Mon Sep 19 22:17:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  1.400 us|  1.400 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1171|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     528|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     528|   1312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln359_1_fu_146_p2      |         +|   0|  0|   25|          18|          15|
    |add_ln359_fu_156_p2        |         +|   0|  0|   71|          64|          64|
    |empty_fu_162_p2            |         +|   0|  0|   13|           5|           5|
    |ap_block_state70_io        |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |empty_25_fu_172_p2         |       shl|   0|  0|  100|           2|          32|
    |empty_26_fu_210_p2         |       shl|   0|  0|  950|         256|         256|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1171|         351|         379|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35  |   9|          2|    1|          2|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |toScheduler_TDATA_blk_n   |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  77|         17|    8|         17|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    2|   0|    2|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |    1|   0|    1|          0|
    |empty_25_reg_241             |   32|   0|   32|          0|
    |empty_26_reg_251             |  256|   0|  256|          0|
    |empty_reg_236                |    5|   0|    5|          0|
    |p_cast1_i_reg_246            |   59|   0|   59|          0|
    |p_read_1_reg_226             |    1|   0|    1|          0|
    |trunc_ln70_reg_231           |    8|   0|    8|          0|
    |p_read_1_reg_226             |   64|  32|    1|          0|
    |trunc_ln70_reg_231           |   64|  32|    8|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  528|  64|  409|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|toScheduler_TREADY   |   in|    1|        axis|   toScheduler|       pointer|
|toScheduler_TDATA    |  out|    8|        axis|   toScheduler|       pointer|
|toScheduler_TVALID   |  out|    1|        axis|   toScheduler|       pointer|
|sharedMem            |   in|   64|     ap_none|     sharedMem|        scalar|
|p_read               |   in|   16|     ap_none|        p_read|        scalar|
|p_read1              |   in|    1|     ap_none|       p_read1|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

