// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_arp_pkg185 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_TVALID,
        arpTableInsertFifo_V_din,
        arpTableInsertFifo_V_full_n,
        arpTableInsertFifo_V_write,
        arpReplyMetaFifo_V_s_din,
        arpReplyMetaFifo_V_s_full_n,
        arpReplyMetaFifo_V_s_write,
        arpReplyMetaFifo_V_s_1_din,
        arpReplyMetaFifo_V_s_1_full_n,
        arpReplyMetaFifo_V_s_1_write,
        arpReplyMetaFifo_V_s_2_din,
        arpReplyMetaFifo_V_s_2_full_n,
        arpReplyMetaFifo_V_s_2_write,
        s_axis_TDATA,
        s_axis_TREADY,
        s_axis_TKEEP,
        s_axis_TLAST,
        myIpAddress_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_TVALID;
output  [12:0] arpTableInsertFifo_V_din;
input   arpTableInsertFifo_V_full_n;
output   arpTableInsertFifo_V_write;
output  [47:0] arpReplyMetaFifo_V_s_din;
input   arpReplyMetaFifo_V_s_full_n;
output   arpReplyMetaFifo_V_s_write;
output  [47:0] arpReplyMetaFifo_V_s_1_din;
input   arpReplyMetaFifo_V_s_1_full_n;
output   arpReplyMetaFifo_V_s_1_write;
output  [31:0] arpReplyMetaFifo_V_s_2_din;
input   arpReplyMetaFifo_V_s_2_full_n;
output   arpReplyMetaFifo_V_s_2_write;
input  [511:0] s_axis_TDATA;
output   s_axis_TREADY;
input  [63:0] s_axis_TKEEP;
input  [0:0] s_axis_TLAST;
input  [31:0] myIpAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg arpTableInsertFifo_V_write;
reg arpReplyMetaFifo_V_s_write;
reg arpReplyMetaFifo_V_s_1_write;
reg arpReplyMetaFifo_V_s_2_write;
reg s_axis_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_128_p5;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_470;
reg   [0:0] tmp_reg_470_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_474;
reg   [0:0] tmp_last_V_reg_474_pp0_iter1_reg;
reg   [0:0] icmp_ln883_reg_498;
reg    ap_predicate_op70_write_state3;
wire    io_acc_block_signal_op72;
reg   [0:0] icmp_ln879_reg_512;
reg   [0:0] icmp_ln879_1_reg_516;
reg    ap_predicate_op72_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] header_ready;
reg   [15:0] header_idx;
reg   [335:0] header_header_V;
reg    s_axis_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    arpTableInsertFifo_V_blk_n;
reg    arpReplyMetaFifo_V_s_blk_n;
reg    arpReplyMetaFifo_V_s_1_blk_n;
reg    arpReplyMetaFifo_V_s_2_blk_n;
wire   [0:0] tmp_last_V_fu_219_p1;
wire   [0:0] header_ready_load_load_fu_223_p1;
reg   [0:0] header_ready_load_reg_478;
wire   [15:0] add_ln67_fu_343_p2;
wire   [31:0] p_Val2_3_fu_359_p4;
reg   [31:0] p_Val2_3_reg_493;
wire   [0:0] icmp_ln883_fu_369_p2;
reg   [7:0] p_Result_2_i_i_i_reg_502;
reg   [4:0] tmp_1_reg_507;
wire   [0:0] icmp_ln879_fu_405_p2;
wire   [0:0] icmp_ln879_1_fu_420_p2;
reg   [47:0] tmp_srcMacAddr_V_reg_520;
reg   [47:0] tmp_senderHwAddr_V_reg_525;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln73_reg_170;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln73_reg_170;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag_1_i_i_i_reg_179;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag_1_i_i_i_reg_179;
reg   [0:0] ap_phi_mux_header_ready_1_new_0_phi_fu_196_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_1_new_0_reg_192;
reg   [0:0] ap_phi_reg_pp0_iter1_header_ready_1_new_0_reg_192;
wire   [0:0] or_ln73_fu_349_p2;
reg   [15:0] ap_phi_mux_header_idx_new_0_i_i_phi_fu_207_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_header_idx_new_0_i_i_reg_203;
reg   [15:0] ap_phi_reg_pp0_iter1_header_idx_new_0_i_i_reg_203;
reg   [0:0] ap_sig_allocacmp_header_ready_load;
reg   [15:0] ap_sig_allocacmp_header_idx_load;
wire   [335:0] p_Result_s_fu_331_p2;
reg    ap_block_pp0_stage0_01001;
wire   [24:0] Lo_assign_fu_231_p3;
wire   [0:0] trunc_ln414_fu_253_p1;
wire   [0:0] icmp_ln414_fu_247_p2;
wire   [335:0] st4_fu_257_p3;
wire   [335:0] tmp_V_1_fu_239_p1;
wire   [335:0] select_ln414_fu_265_p3;
reg   [335:0] tmp_2_fu_273_p4;
wire   [335:0] select_ln414_2_fu_291_p3;
wire   [335:0] select_ln414_3_fu_299_p3;
wire   [335:0] and_ln414_fu_307_p2;
wire   [335:0] xor_ln414_fu_313_p2;
wire   [335:0] select_ln414_1_fu_283_p3;
wire   [335:0] and_ln414_1_fu_319_p2;
wire   [335:0] and_ln414_2_fu_325_p2;
wire   [31:0] p_Result_i28_i_i_fu_395_p4;
wire   [15:0] p_Result_i30_i_i_fu_410_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_101;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 header_ready = 1'd0;
#0 header_idx = 16'd0;
#0 header_header_V = 336'd22969770278074827527357335424865723297445183488;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_101)) begin
        if (((tmp_last_V_fu_219_p1 == 1'd1) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_header_idx_new_0_i_i_reg_203 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_header_idx_new_0_i_i_reg_203 <= ap_phi_reg_pp0_iter0_header_idx_new_0_i_i_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_101)) begin
        if (((tmp_last_V_fu_219_p1 == 1'd1) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_header_ready_1_new_0_reg_192 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_header_ready_1_new_0_reg_192 <= ap_phi_reg_pp0_iter0_header_ready_1_new_0_reg_192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_101)) begin
        if (((header_ready_load_load_fu_223_p1 == 1'd0) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_phi_ln73_reg_170 <= add_ln67_fu_343_p2;
        end else if (((header_ready_load_load_fu_223_p1 == 1'd1) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_phi_ln73_reg_170 <= ap_sig_allocacmp_header_idx_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln73_reg_170 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_101)) begin
        if (((header_ready_load_load_fu_223_p1 == 1'd0) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_write_flag_1_i_i_i_reg_179 <= 1'd1;
        end else if (((header_ready_load_load_fu_223_p1 == 1'd1) & (tmp_nbreadreq_fu_128_p5 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_write_flag_1_i_i_i_reg_179 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_write_flag_1_i_i_i_reg_179 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_i_reg_179;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (header_ready_load_load_fu_223_p1 == 1'd0) & (tmp_nbreadreq_fu_128_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        header_header_V <= p_Result_s_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_470 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        header_idx <= ap_phi_mux_header_idx_new_0_i_i_phi_fu_207_p4;
        header_ready <= ap_phi_mux_header_ready_1_new_0_phi_fu_196_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_128_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        header_ready_load_reg_478 <= ap_sig_allocacmp_header_ready_load;
        tmp_last_V_reg_474 <= s_axis_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_last_V_reg_474 == 1'd1) & (tmp_reg_470 == 1'd1) & (icmp_ln879_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_1_reg_516 <= icmp_ln879_1_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_last_V_reg_474 == 1'd1) & (tmp_reg_470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_reg_512 <= icmp_ln879_fu_405_p2;
        icmp_ln883_reg_498 <= icmp_ln883_fu_369_p2;
        p_Val2_3_reg_493 <= {{header_header_V[255:224]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln883_fu_369_p2 == 1'd0) & (tmp_last_V_reg_474 == 1'd1) & (tmp_reg_470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_2_i_i_i_reg_502 <= {{header_header_V[255:248]}};
        tmp_1_reg_507 <= {{header_header_V[244:240]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_last_V_reg_474_pp0_iter1_reg <= tmp_last_V_reg_474;
        tmp_reg_470 <= tmp_nbreadreq_fu_128_p5;
        tmp_reg_470_pp0_iter1_reg <= tmp_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_last_V_reg_474 == 1'd1) & (tmp_reg_470 == 1'd1) & (icmp_ln879_1_fu_420_p2 == 1'd1) & (icmp_ln879_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_senderHwAddr_V_reg_525 <= {{header_header_V[223:176]}};
        tmp_srcMacAddr_V_reg_520 <= {{header_header_V[95:48]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_last_V_reg_474 == 1'd0) & (tmp_reg_470 == 1'd1))) begin
        ap_phi_mux_header_idx_new_0_i_i_phi_fu_207_p4 = ap_phi_reg_pp0_iter1_phi_ln73_reg_170;
    end else begin
        ap_phi_mux_header_idx_new_0_i_i_phi_fu_207_p4 = ap_phi_reg_pp0_iter1_header_idx_new_0_i_i_reg_203;
    end
end

always @ (*) begin
    if (((tmp_last_V_reg_474 == 1'd0) & (tmp_reg_470 == 1'd1))) begin
        ap_phi_mux_header_ready_1_new_0_phi_fu_196_p4 = or_ln73_fu_349_p2;
    end else begin
        ap_phi_mux_header_ready_1_new_0_phi_fu_196_p4 = ap_phi_reg_pp0_iter1_header_ready_1_new_0_reg_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_470 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_header_idx_load = ap_phi_mux_header_idx_new_0_i_i_phi_fu_207_p4;
    end else begin
        ap_sig_allocacmp_header_idx_load = header_idx;
    end
end

always @ (*) begin
    if (((tmp_reg_470 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_header_ready_load = ap_phi_mux_header_ready_1_new_0_phi_fu_196_p4;
    end else begin
        ap_sig_allocacmp_header_ready_load = header_ready;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        arpReplyMetaFifo_V_s_1_blk_n = arpReplyMetaFifo_V_s_1_full_n;
    end else begin
        arpReplyMetaFifo_V_s_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1))) begin
        arpReplyMetaFifo_V_s_1_write = 1'b1;
    end else begin
        arpReplyMetaFifo_V_s_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        arpReplyMetaFifo_V_s_2_blk_n = arpReplyMetaFifo_V_s_2_full_n;
    end else begin
        arpReplyMetaFifo_V_s_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1))) begin
        arpReplyMetaFifo_V_s_2_write = 1'b1;
    end else begin
        arpReplyMetaFifo_V_s_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        arpReplyMetaFifo_V_s_blk_n = arpReplyMetaFifo_V_s_full_n;
    end else begin
        arpReplyMetaFifo_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op72_write_state3 == 1'b1))) begin
        arpReplyMetaFifo_V_s_write = 1'b1;
    end else begin
        arpReplyMetaFifo_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op70_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        arpTableInsertFifo_V_blk_n = arpTableInsertFifo_V_full_n;
    end else begin
        arpTableInsertFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op70_write_state3 == 1'b1))) begin
        arpTableInsertFifo_V_write = 1'b1;
    end else begin
        arpTableInsertFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_128_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_TDATA_blk_n = s_axis_TVALID;
    end else begin
        s_axis_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_128_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_TREADY = 1'b1;
    end else begin
        s_axis_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_231_p3 = {{ap_sig_allocacmp_header_idx_load}, {9'd0}};

assign add_ln67_fu_343_p2 = (16'd1 + ap_sig_allocacmp_header_idx_load);

assign and_ln414_1_fu_319_p2 = (xor_ln414_fu_313_p2 & header_header_V);

assign and_ln414_2_fu_325_p2 = (select_ln414_1_fu_283_p3 & and_ln414_fu_307_p2);

assign and_ln414_fu_307_p2 = (select_ln414_3_fu_299_p3 & select_ln414_2_fu_291_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op72 == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((arpTableInsertFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_128_p5 == 1'd1) & (s_axis_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op72 == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((arpTableInsertFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_128_p5 == 1'd1) & (s_axis_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op72 == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((arpTableInsertFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_128_p5 == 1'd1) & (s_axis_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_128_p5 == 1'd1) & (s_axis_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((io_acc_block_signal_op72 == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((arpTableInsertFifo_V_full_n == 1'b0) & (ap_predicate_op70_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_101 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_header_idx_new_0_i_i_reg_203 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_1_new_0_reg_192 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln73_reg_170 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag_1_i_i_i_reg_179 = 'bx;

always @ (*) begin
    ap_predicate_op70_write_state3 = ((icmp_ln883_reg_498 == 1'd0) & (tmp_last_V_reg_474_pp0_iter1_reg == 1'd1) & (tmp_reg_470_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op72_write_state3 = ((icmp_ln879_1_reg_516 == 1'd1) & (icmp_ln879_reg_512 == 1'd1) & (tmp_last_V_reg_474_pp0_iter1_reg == 1'd1) & (tmp_reg_470_pp0_iter1_reg == 1'd1));
end

assign arpReplyMetaFifo_V_s_1_din = tmp_senderHwAddr_V_reg_525;

assign arpReplyMetaFifo_V_s_2_din = p_Val2_3_reg_493;

assign arpReplyMetaFifo_V_s_din = tmp_srcMacAddr_V_reg_520;

assign arpTableInsertFifo_V_din = {{tmp_1_reg_507}, {p_Result_2_i_i_i_reg_502}};

assign header_ready_load_load_fu_223_p1 = ap_sig_allocacmp_header_ready_load;

assign icmp_ln414_fu_247_p2 = ((Lo_assign_fu_231_p3 > 25'd335) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_420_p2 = ((p_Result_i30_i_i_fu_410_p4 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_405_p2 = ((p_Result_i28_i_i_fu_395_p4 == myIpAddress_V) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_369_p2 = ((p_Val2_3_fu_359_p4 == 32'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op72 = (arpReplyMetaFifo_V_s_full_n & arpReplyMetaFifo_V_s_2_full_n & arpReplyMetaFifo_V_s_1_full_n);

assign or_ln73_fu_349_p2 = (header_ready_load_reg_478 | ap_phi_reg_pp0_iter1_write_flag_1_i_i_i_reg_179);

assign p_Result_i28_i_i_fu_395_p4 = {{header_header_V[335:304]}};

assign p_Result_i30_i_i_fu_410_p4 = {{header_header_V[175:160]}};

assign p_Result_s_fu_331_p2 = (and_ln414_2_fu_325_p2 | and_ln414_1_fu_319_p2);

assign p_Val2_3_fu_359_p4 = {{header_header_V[255:224]}};

assign select_ln414_1_fu_283_p3 = ((icmp_ln414_fu_247_p2[0:0] === 1'b1) ? tmp_2_fu_273_p4 : tmp_V_1_fu_239_p1);

assign select_ln414_2_fu_291_p3 = ((icmp_ln414_fu_247_p2[0:0] === 1'b1) ? 336'd69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722368 : 336'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735);

assign select_ln414_3_fu_299_p3 = ((icmp_ln414_fu_247_p2[0:0] === 1'b1) ? 336'd1 : 336'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735);

assign select_ln414_fu_265_p3 = ((icmp_ln414_fu_247_p2[0:0] === 1'b1) ? st4_fu_257_p3 : tmp_V_1_fu_239_p1);

assign st4_fu_257_p3 = {{trunc_ln414_fu_253_p1}, {335'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_265_p3) begin
    for (ap_tvar_int_0 = 336 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 335 - 0) begin
            tmp_2_fu_273_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_2_fu_273_p4[ap_tvar_int_0] = select_ln414_fu_265_p3[335 - ap_tvar_int_0];
        end
    end
end

assign tmp_V_1_fu_239_p1 = s_axis_TDATA[335:0];

assign tmp_last_V_fu_219_p1 = s_axis_TLAST;

assign tmp_nbreadreq_fu_128_p5 = s_axis_TVALID;

assign trunc_ln414_fu_253_p1 = s_axis_TDATA[0:0];

assign xor_ln414_fu_313_p2 = (336'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735 ^ and_ln414_fu_307_p2);

endmodule //process_arp_pkg185
