
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.664 ; gain = 114.992 ; free physical = 6960 ; free virtual = 12225
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ksalone/Loitsut/red-pitaya-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top system_wrapper -part xc7z020clg400-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10309
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.559 ; gain = 380.770 ; free physical = 5842 ; free virtual = 11112
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:950]
INFO: [Synth 8-6157] synthesizing module 'system_adc_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_adc' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_adc' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_adc_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_bcast_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/synth/system_bcast_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_bcast_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/top_system_bcast_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_27_core' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_27_core' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_bcast_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/tdata_system_bcast_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_bcast_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/tdata_system_bcast_0_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_bcast_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/tuser_system_bcast_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_bcast_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/tuser_system_bcast_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_system_bcast_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/hdl/top_system_bcast_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_bcast_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_0_0/synth/system_bcast_0_0.v:53]
WARNING: [Synth 8-689] width (128) of port connection 'm_axis_tdata' does not match port width (192) of module 'system_bcast_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1292]
INFO: [Synth 8-6157] synthesizing module 'system_bcast_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/synth/system_bcast_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_bcast_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/top_system_bcast_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_27_core__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_27_core__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_bcast_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/tdata_system_bcast_1_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_bcast_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/tdata_system_bcast_1_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_bcast_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/tuser_system_bcast_1_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_bcast_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/tuser_system_bcast_1_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_system_bcast_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/hdl/top_system_bcast_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_bcast_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_1_0/synth/system_bcast_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_bcast_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/synth/system_bcast_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_bcast_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/top_system_bcast_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_27_core__parameterized1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_27_core__parameterized1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ab66/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_bcast_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/tdata_system_bcast_2_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_bcast_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/tdata_system_bcast_2_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_bcast_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/tuser_system_bcast_2_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_bcast_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/tuser_system_bcast_2_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_system_bcast_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/hdl/top_system_bcast_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_bcast_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bcast_2_0/synth/system_bcast_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_0_0/synth/system_cfg_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_0_0/synth/system_cfg_slice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_1_0/synth/system_cfg_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_1_0/synth/system_cfg_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_2_0/synth/system_cfg_slice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_2_0/synth/system_cfg_slice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_3_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_3_0/synth/system_cfg_slice_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized2' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized2' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_3_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_3_0/synth/system_cfg_slice_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_4_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_4_0/synth/system_cfg_slice_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized3' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized3' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_4_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_4_0/synth/system_cfg_slice_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_cfg_slice_5_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_5_0/synth/system_cfg_slice_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized4' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized4' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_cfg_slice_5_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cfg_slice_5_0/synth/system_cfg_slice_5_0.v:53]
INFO: [Synth 8-638] synthesizing module 'system_cic_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_0_0/synth/system_cic_0_0.vhd:74]
	Parameter C_COMPONENT_NAME bound to: system_cic_0_0 - type: string 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_STAGES bound to: 6 - type: integer 
	Parameter C_DIFF_DELAY bound to: 1 - type: integer 
	Parameter C_RATE bound to: 4 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_USE_DSP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_RATE_TYPE bound to: 1 - type: integer 
	Parameter C_MIN_RATE bound to: 4 - type: integer 
	Parameter C_MAX_RATE bound to: 8192 - type: integer 
	Parameter C_SAMPLE_FREQ bound to: 1 - type: integer 
	Parameter C_CLK_FREQ bound to: 1 - type: integer 
	Parameter C_USE_STREAMING_INTERFACE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_C1 bound to: 21 - type: integer 
	Parameter C_C2 bound to: 20 - type: integer 
	Parameter C_C3 bound to: 19 - type: integer 
	Parameter C_C4 bound to: 18 - type: integer 
	Parameter C_C5 bound to: 18 - type: integer 
	Parameter C_C6 bound to: 17 - type: integer 
	Parameter C_I1 bound to: 87 - type: integer 
	Parameter C_I2 bound to: 74 - type: integer 
	Parameter C_I3 bound to: 62 - type: integer 
	Parameter C_I4 bound to: 50 - type: integer 
	Parameter C_I5 bound to: 38 - type: integer 
	Parameter C_I6 bound to: 27 - type: integer 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_DOUT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_16' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/5400/hdl/cic_compiler_v4_0_vh_rfs.vhd:16133' bound to instance 'U0' of component 'cic_compiler_v4_0_16' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_0_0/synth/system_cic_0_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'system_cic_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_0_0/synth/system_cic_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_cic_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_1_0/synth/system_cic_1_0.vhd:74]
	Parameter C_COMPONENT_NAME bound to: system_cic_1_0 - type: string 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_STAGES bound to: 6 - type: integer 
	Parameter C_DIFF_DELAY bound to: 1 - type: integer 
	Parameter C_RATE bound to: 4 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_USE_DSP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_RATE_TYPE bound to: 1 - type: integer 
	Parameter C_MIN_RATE bound to: 4 - type: integer 
	Parameter C_MAX_RATE bound to: 8192 - type: integer 
	Parameter C_SAMPLE_FREQ bound to: 1 - type: integer 
	Parameter C_CLK_FREQ bound to: 1 - type: integer 
	Parameter C_USE_STREAMING_INTERFACE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_C1 bound to: 21 - type: integer 
	Parameter C_C2 bound to: 20 - type: integer 
	Parameter C_C3 bound to: 19 - type: integer 
	Parameter C_C4 bound to: 18 - type: integer 
	Parameter C_C5 bound to: 18 - type: integer 
	Parameter C_C6 bound to: 17 - type: integer 
	Parameter C_I1 bound to: 87 - type: integer 
	Parameter C_I2 bound to: 74 - type: integer 
	Parameter C_I3 bound to: 62 - type: integer 
	Parameter C_I4 bound to: 50 - type: integer 
	Parameter C_I5 bound to: 38 - type: integer 
	Parameter C_I6 bound to: 27 - type: integer 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_DOUT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_16' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/5400/hdl/cic_compiler_v4_0_vh_rfs.vhd:16133' bound to instance 'U0' of component 'cic_compiler_v4_0_16' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_1_0/synth/system_cic_1_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'system_cic_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_1_0/synth/system_cic_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_cic_2_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_2_0/synth/system_cic_2_0.vhd:74]
	Parameter C_COMPONENT_NAME bound to: system_cic_2_0 - type: string 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_STAGES bound to: 6 - type: integer 
	Parameter C_DIFF_DELAY bound to: 1 - type: integer 
	Parameter C_RATE bound to: 4 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_USE_DSP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_RATE_TYPE bound to: 1 - type: integer 
	Parameter C_MIN_RATE bound to: 4 - type: integer 
	Parameter C_MAX_RATE bound to: 8192 - type: integer 
	Parameter C_SAMPLE_FREQ bound to: 1 - type: integer 
	Parameter C_CLK_FREQ bound to: 1 - type: integer 
	Parameter C_USE_STREAMING_INTERFACE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_C1 bound to: 21 - type: integer 
	Parameter C_C2 bound to: 20 - type: integer 
	Parameter C_C3 bound to: 19 - type: integer 
	Parameter C_C4 bound to: 18 - type: integer 
	Parameter C_C5 bound to: 18 - type: integer 
	Parameter C_C6 bound to: 17 - type: integer 
	Parameter C_I1 bound to: 87 - type: integer 
	Parameter C_I2 bound to: 74 - type: integer 
	Parameter C_I3 bound to: 62 - type: integer 
	Parameter C_I4 bound to: 50 - type: integer 
	Parameter C_I5 bound to: 38 - type: integer 
	Parameter C_I6 bound to: 27 - type: integer 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_DOUT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_16' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/5400/hdl/cic_compiler_v4_0_vh_rfs.vhd:16133' bound to instance 'U0' of component 'cic_compiler_v4_0_16' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_2_0/synth/system_cic_2_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'system_cic_2_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_2_0/synth/system_cic_2_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_cic_3_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_3_0/synth/system_cic_3_0.vhd:74]
	Parameter C_COMPONENT_NAME bound to: system_cic_3_0 - type: string 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_STAGES bound to: 6 - type: integer 
	Parameter C_DIFF_DELAY bound to: 1 - type: integer 
	Parameter C_RATE bound to: 4 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_USE_DSP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_RATE_TYPE bound to: 1 - type: integer 
	Parameter C_MIN_RATE bound to: 4 - type: integer 
	Parameter C_MAX_RATE bound to: 8192 - type: integer 
	Parameter C_SAMPLE_FREQ bound to: 1 - type: integer 
	Parameter C_CLK_FREQ bound to: 1 - type: integer 
	Parameter C_USE_STREAMING_INTERFACE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_C1 bound to: 21 - type: integer 
	Parameter C_C2 bound to: 20 - type: integer 
	Parameter C_C3 bound to: 19 - type: integer 
	Parameter C_C4 bound to: 18 - type: integer 
	Parameter C_C5 bound to: 18 - type: integer 
	Parameter C_C6 bound to: 17 - type: integer 
	Parameter C_I1 bound to: 87 - type: integer 
	Parameter C_I2 bound to: 74 - type: integer 
	Parameter C_I3 bound to: 62 - type: integer 
	Parameter C_I4 bound to: 50 - type: integer 
	Parameter C_I5 bound to: 38 - type: integer 
	Parameter C_I6 bound to: 27 - type: integer 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_DOUT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_16' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/5400/hdl/cic_compiler_v4_0_vh_rfs.vhd:16133' bound to instance 'U0' of component 'cic_compiler_v4_0_16' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_3_0/synth/system_cic_3_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'system_cic_3_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_cic_3_0/synth/system_cic_3_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'system_comb_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_comb_0_0/synth/system_comb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_combiner_v1_1_26_top' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/6977/hdl/axis_combiner_v1_1_vl_rfs.v:56]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_combiner_v1_1_26_top' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/6977/hdl/axis_combiner_v1_1_vl_rfs.v:56]
INFO: [Synth 8-6155] done synthesizing module 'system_comb_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_comb_0_0/synth/system_comb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_comb_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_comb_1_0/synth/system_comb_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_comb_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_comb_1_0/synth/system_comb_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_concat_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_concat_0_0/synth/system_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_concat_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_concat_0_0/synth/system_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_concat_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_concat_1_0/synth/system_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_concat_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_concat_1_0/synth/system_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_const_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_const_0_0/synth/system_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_const_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_const_0_0/synth/system_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_dac_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_dac_0_0/synth/system_dac_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_dac' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_dac' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_dac_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_dac_0_0/synth/system_dac_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_fifo_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fifo_0_0/synth/system_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (12) of module 'xpm_fifo_sync' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:51]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (14) of module 'xpm_fifo_sync' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:52]
WARNING: [Synth 8-7071] port 'sleep' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'prog_full' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'overflow' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'underflow' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'injectsbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'injectdbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'xpm_fifo_sync' has 25 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_fifo_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fifo_0_0/synth/system_fifo_0_0.v:53]
WARNING: [Synth 8-7071] port 'write_count' of module 'system_fifo_0_0' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1421]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'system_fifo_0_0' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1421]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'system_fifo_0_0' has 10 connections declared, but only 8 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1421]
INFO: [Synth 8-638] synthesizing module 'system_fir_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/synth/system_fir_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 17 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 33 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 7 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 17 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 1,1 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 17 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 23 - type: integer 
	Parameter C_HAS_ARESETn bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_19' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/d2b0/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_19' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/synth/system_fir_0_0.vhd:209]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'system_fir_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/synth/system_fir_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'system_fir_1_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/synth/system_fir_1_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 17 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 33 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 7 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 17 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 1,1 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 14,14 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 17 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 23 - type: integer 
	Parameter C_HAS_ARESETn bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_19' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/d2b0/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_19' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/synth/system_fir_1_0.vhd:209]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'system_fir_1_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/synth/system_fir_1_0.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'gen_0_imp_15XBQKV' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_fifo_0_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fifo_0_1/synth/system_fifo_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (15) of module 'xpm_fifo_sync__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:51]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (14) of module 'xpm_fifo_sync__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:52]
WARNING: [Synth 8-7071] port 'sleep' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'prog_full' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'overflow' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'underflow' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'injectsbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'injectdbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'xpm_fifo_sync' has 25 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:48]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_fifo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_fifo_0_1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fifo_0_1/synth/system_fifo_0_1.v:53]
WARNING: [Synth 8-7071] port 'read_count' of module 'system_fifo_0_1' is unconnected for instance 'fifo_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:67]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'system_fifo_0_1' has 10 connections declared, but only 9 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:67]
INFO: [Synth 8-6157] synthesizing module 'system_gen_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_gen_0_0/synth/system_gen_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_pulse_generator' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_pulse_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_pulse_generator' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_pulse_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_gen_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_gen_0_0/synth/system_gen_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_iir_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_iir_0_0/synth/system_iir_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_iir_filter' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:4]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
WARNING: [Synth 8-7071] port 'in_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'out_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7023] instance 'output_buffer_inst' of module 'output_buffer' has 8 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'in_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'out_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7023] instance 'output_buffer_inst' of module 'output_buffer' has 8 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'in_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'out_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7023] instance 'output_buffer_inst' of module 'output_buffer' has 8 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'in_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'out_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7023] instance 'output_buffer_inst' of module 'output_buffer' has 8 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'in_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7071] port 'out_data' of module 'output_buffer' is unconnected for instance 'output_buffer_inst' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
WARNING: [Synth 8-7023] instance 'output_buffer_inst' of module 'output_buffer' has 8 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:40]
INFO: [Synth 8-6157] synthesizing module 'inout_buffer' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'output_buffer__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'inout_buffer' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
WARNING: [Synth 8-7071] port 'ACOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'BCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CARRYCASCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CARRYOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'MULTSIGNOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'OVERFLOW' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'PATTERNBDETECT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'PATTERNDETECT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'UNDERFLOW' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'ACIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'BCIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'C' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CARRYCASCIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CEA1' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CEALUMODE' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CEB1' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CEC' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CECARRYIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CECTRL' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'CEINMODE' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'D' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'MULTSIGNIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'PCIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTALLCARRYIN' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTALUMODE' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTC' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTCTRL' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTD' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7071] port 'RSTINMODE' of module 'DSP48E1' is unconnected for instance 'dsp_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
WARNING: [Synth 8-7023] instance 'dsp_0' of module 'DSP48E1' has 49 connections declared, but only 19 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:59]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized0' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
WARNING: [Synth 8-7071] port 'ACOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'BCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CARRYCASCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CARRYOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'MULTSIGNOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'OVERFLOW' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'PATTERNBDETECT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'PATTERNDETECT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'UNDERFLOW' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'ACIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'BCIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CARRYCASCIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEA1' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEA2' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEALUMODE' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEB1' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEB2' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEC' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CECARRYIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CECTRL' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEINMODE' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'CEM' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'D' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'MULTSIGNIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'PCIN' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7071] port 'RSTA' of module 'DSP48E1' is unconnected for instance 'dsp_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'dsp_1' of module 'DSP48E1' has 49 connections declared, but only 14 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:77]
WARNING: [Synth 8-7023] instance 'dsp_2' of module 'DSP48E1' has 49 connections declared, but only 14 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:94]
INFO: [Synth 8-6155] done synthesizing module 'axis_iir_filter' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_iir_filter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_iir_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_iir_0_0/synth/system_iir_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_slice_0_8' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_8/synth/system_slice_0_8.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized5' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized5' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_slice_0_8' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_8/synth/system_slice_0_8.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_slice_1_6' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_1_6/synth/system_slice_1_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'port_slicer__parameterized6' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'port_slicer__parameterized6' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/port_slicer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_slice_1_6' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_1_6/synth/system_slice_1_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_zeroer_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_zeroer_0_0/synth/system_zeroer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_zeroer' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_zeroer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_zeroer' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_zeroer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_zeroer_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_zeroer_0_0/synth/system_zeroer_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gen_0_imp_15XBQKV' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'hst_0_imp_6L3OW9' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:112]
INFO: [Synth 8-638] synthesizing module 'system_bram_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_0/synth/system_bram_0_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/bb55/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_0/synth/system_bram_0_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'system_bram_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_0/synth/system_bram_0_0.vhd:76]
INFO: [Synth 8-6157] synthesizing module 'system_hst_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_hst_0_0/synth/system_hst_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_histogram' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_histogram.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_histogram.v:71]
INFO: [Synth 8-6155] done synthesizing module 'axis_histogram' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_histogram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_hst_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_hst_0_0/synth/system_hst_0_0.v:53]
WARNING: [Synth 8-7023] instance 'hst_0' of module 'system_hst_0_0' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:179]
INFO: [Synth 8-6157] synthesizing module 'system_slice_0_2' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_2/synth/system_slice_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_slice_0_2' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_2/synth/system_slice_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hst_0_imp_6L3OW9' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:112]
INFO: [Synth 8-6157] synthesizing module 'hst_1_imp_1DBY6WT' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:196]
INFO: [Synth 8-638] synthesizing module 'system_bram_0_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_1/synth/system_bram_0_1.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/bb55/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_1/synth/system_bram_0_1.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'system_bram_0_1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_bram_0_1/synth/system_bram_0_1.vhd:76]
INFO: [Synth 8-6157] synthesizing module 'system_hst_0_1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_hst_0_1/synth/system_hst_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_hst_0_1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_hst_0_1/synth/system_hst_0_1.v:53]
WARNING: [Synth 8-7023] instance 'hst_0' of module 'system_hst_0_1' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:263]
INFO: [Synth 8-6157] synthesizing module 'system_slice_0_4' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_4/synth/system_slice_0_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_slice_0_4' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_slice_0_4/synth/system_slice_0_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hst_1_imp_1DBY6WT' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:196]
INFO: [Synth 8-6157] synthesizing module 'system_hub_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_hub_0_0/synth/system_hub_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_hub' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axi_hub.v:4]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6157] synthesizing module 'inout_buffer__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'input_buffer__parameterized0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'output_buffer__parameterized1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'inout_buffer__parameterized0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'inout_buffer__parameterized1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6157] synthesizing module 'input_buffer__parameterized1' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized2' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'inout_buffer__parameterized1' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/inout_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized3' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized2' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/input_buffer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized4' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/modules/output_buffer.v:4]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'hub_0' of module 'system_hub_0_0' has 104 connections declared, but only 63 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1481]
WARNING: [Synth 8-7023] instance 'neg_0' of module 'system_neg_0_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1545]
WARNING: [Synth 8-7023] instance 'neg_1' of module 'system_neg_1_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1553]
WARNING: [Synth 8-7023] instance 'neg_2' of module 'system_neg_2_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1561]
WARNING: [Synth 8-7023] instance 'neg_3' of module 'system_neg_3_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1569]
WARNING: [Synth 8-7023] instance 'neg_4' of module 'system_neg_4_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1577]
WARNING: [Synth 8-7023] instance 'neg_5' of module 'system_neg_5_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1585]
WARNING: [Synth 8-7023] instance 'neg_6' of module 'system_neg_6_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1593]
WARNING: [Synth 8-7023] instance 'neg_7' of module 'system_neg_7_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1601]
WARNING: [Synth 8-7023] instance 'comb_0' of module 'system_comb_0_1' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:425]
WARNING: [Synth 8-7023] instance 'sel_0' of module 'system_sel_0_1' has 12 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:454]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'xpm_fifo_sync' has 25 connections declared, but only 8 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/cores/axis_ram_writer.v:77]
WARNING: [Synth 8-7023] instance 'writer_0' of module 'system_writer_0_0' has 24 connections declared, but only 23 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:504]
WARNING: [Synth 8-7023] instance 'pha_0' of module 'system_pha_0_0' has 11 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:584]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'system_timer_0_0' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:616]
WARNING: [Synth 8-7023] instance 'pha_0' of module 'system_pha_0_1' has 11 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:689]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'system_timer_0_1' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:721]
WARNING: [Synth 8-7023] instance 'pha_0' of module 'system_pha_0_2' has 11 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:794]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'system_timer_0_2' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:826]
WARNING: [Synth 8-7023] instance 'pha_0' of module 'system_pha_0_3' has 11 connections declared, but only 10 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:899]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'system_timer_0_3' has 8 connections declared, but only 7 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:931]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 157.500000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 202.500000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:500]
WARNING: [Synth 8-7023] instance 'ps_0' of module 'system_ps_0_0' has 123 connections declared, but only 85 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1707]
INFO: [Synth 8-638] synthesizing module 'system_rst_0_0' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_0_0' (0#1) [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'system_rst_0_0' has 10 connections declared, but only 6 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1821]
WARNING: [Synth 8-7023] instance 'sel_0' of module 'system_sel_0_0' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1846]
WARNING: [Synth 8-7023] instance 'sel_1' of module 'system_sel_1_0' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1858]
WARNING: [Synth 8-7023] instance 'sel_2' of module 'system_sel_2_0' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1870]
WARNING: [Synth 8-7023] instance 'sel_3' of module 'system_sel_3_0' has 12 connections declared, but only 11 given [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1882]
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_wide.wr_sync.addralsb_reg was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1440]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
Info : Asymmetric Ram write pattern identified
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_nc_wide_pipe.rd_sync.addrblsb_reg was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3046]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
Info : Asymmetric Ram read pattern identified
Info : Asymmetric Ram read pattern identified
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_nc_wide_pipe.rd_sync.addrblsb_reg was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3046]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
Info : Asymmetric Ram read pattern identified
Info : Asymmetric Ram read pattern identified
WARNING: [Synth 8-3848] Net adc_enc_n_o in module/entity system does not have driver. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1015]
WARNING: [Synth 8-3848] Net adc_enc_p_o in module/entity system does not have driver. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1016]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity system does not have driver. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1019]
WARNING: [Synth 8-3848] Net led_o in module/entity system does not have driver. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/synth/system.v:1025]
WARNING: [Synth 8-7129] Port din[31] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[27] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[26] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[25] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[24] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[23] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[22] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[21] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[20] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[19] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[18] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[17] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[16] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[15] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[14] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[13] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[12] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[11] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[10] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[9] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[8] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[7] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module port_slicer__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[63] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[62] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[61] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[60] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[59] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[58] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[57] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[56] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[55] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[54] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[53] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[52] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[51] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[50] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[49] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[48] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[47] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[46] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[45] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[44] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[43] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[42] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[41] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[40] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[39] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[38] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[37] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[36] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[35] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[34] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[33] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[32] in module port_slicer__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[799] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[798] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[797] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[796] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[795] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[794] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[793] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[792] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[791] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[790] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[789] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[788] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[787] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[786] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[785] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[784] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[783] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[782] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[781] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[780] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[779] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[778] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[777] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[776] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[775] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[774] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[773] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[772] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[771] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[770] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[769] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[768] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[767] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[766] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[765] in module port_slicer__parameterized32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[764] in module port_slicer__parameterized32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3239.941 ; gain = 827.152 ; free physical = 5369 ; free virtual = 10644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3239.941 ; gain = 827.152 ; free physical = 5369 ; free virtual = 10645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3239.941 ; gain = 827.152 ; free physical = 5369 ; free virtual = 10645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3239.941 ; gain = 0.000 ; free physical = 5369 ; free virtual = 10645
INFO: [Netlist 29-17] Analyzing 4700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_1/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_fir_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:193]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.973 ; gain = 0.000 ; free physical = 5348 ; free virtual = 10638
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3061 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1540 instances
  MUXCY_L => MUXCY: 1508 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3303.973 ; gain = 0.000 ; free physical = 5348 ; free virtual = 10638
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5350 ; free virtual = 10640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5350 ; free virtual = 10640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pll_0/inst. (constraint file  /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc, line 402).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps_0/inst. (constraint file  /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc, line 410).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_0/U0. (constraint file  /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc, line 413).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fir_0/U0. (constraint file  /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc, line 421).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fir_1/U0. (constraint file  /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/dont_touch.xdc, line 424).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pll_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/adc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/dac_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cfg_slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/bcast_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/neg_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rate_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rate_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rate_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rate_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/sel_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/comb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fir_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/comb_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fir_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/bcast_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/bcast_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/slice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/pha_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_0/vldtr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_0/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_0/bram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_0/hst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/slice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/pha_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_1/vldtr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_1/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_1/bram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/hst_1/hst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/slice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/sel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/trig_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/or_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/comb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/scope_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/const_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/writer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/slice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/pha_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_2/vldtr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/slice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/pha_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pha_3/vldtr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/slice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/slice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/or_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/zeroer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/iir_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/fifo_0/inst/fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/gen_0/fifo_0/inst/fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/osc_0/writer_0/inst/fifo_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5350 ; free virtual = 10640
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'int_case_reg_reg' in module 'axis_histogram'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'int_case_reg_reg' using encoding 'one-hot' in module 'axis_histogram'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5350 ; free virtual = 10645
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[4].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[5].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[6].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[7].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[8].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[9].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[10].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_0/inst/broadcaster_core/MI_SLOT[11].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[4].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_1/inst/broadcaster_core/MI_SLOT[5].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'system_i/bcast_2/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'system_i/bcast_2/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'decimate:/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly' (delay_bit__parameterized1) to 'decimate:/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we'
INFO: [Synth 8-223] decloning instance 'decimate:/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly' (delay_bit__parameterized1) to 'decimate:/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "system_i/i_0/\osc_0/writer_0 /\inst/fifo_0 /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5304 ; free virtual = 10634
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc:49]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5295 ; free virtual = 10632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5276 ; free virtual = 10613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on system_i/i_0/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12] cannot be supported because of smaller than expected depth of fanout-free flop chain.
INFO: [Common 17-14] Message 'Synth 8-5591' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5276 ; free virtual = 10613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst/fifo_0:sleep to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/fifo_0:sleep to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/fifo_0:sleep to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_462        | (PCIN+((D'+A')'*B')')' | 30     | 2      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_461        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_460        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_459        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_458        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_457        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_456        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_455        | (C'+((D'+B')')'        | -      | 16     | 20     | 25     | 48     | -    | 1    | 1    | 1    | 1     | 1    | 1    | 
|calc_454        | (PCIN+((D'+A')'*B')')' | 30     | 5      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_453        | (PCIN+((D'+A')'*B')')' | 30     | 8      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_452        | (PCIN+((D'+A')'*B')')' | 30     | 9      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_451        | (PCIN+((D'+A')'*B')')' | 30     | 10     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_450        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_449        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_448        | (PCIN+((D'+A')'*B')')' | 30     | 13     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_447        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_446        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_413        | (PCIN+((D'+A')'*B')')' | 30     | 2      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_412        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_411        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_410        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_409        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_408        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_407        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_406        | (C'+((D'+B')')'        | -      | 16     | 20     | 25     | 48     | -    | 1    | 1    | 1    | 1     | 1    | 1    | 
|calc_405        | (PCIN+((D'+A')'*B')')' | 30     | 5      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_404        | (PCIN+((D'+A')'*B')')' | 30     | 8      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_403        | (PCIN+((D'+A')'*B')')' | 30     | 9      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_402        | (PCIN+((D'+A')'*B')')' | 30     | 10     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_401        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_400        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_399        | (PCIN+((D'+A')'*B')')' | 30     | 13     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_398        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_397        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_228        | (PCIN+((D'+A')'*B')')' | 30     | 2      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_227        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_226        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_225        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_224        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_223        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_222        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_221        | (C'+((D'+B')')'        | -      | 16     | 20     | 25     | 48     | -    | 1    | 1    | 1    | 1     | 1    | 1    | 
|calc_220        | (PCIN+((D'+A')'*B')')' | 30     | 5      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_219        | (PCIN+((D'+A')'*B')')' | 30     | 8      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_218        | (PCIN+((D'+A')'*B')')' | 30     | 9      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_217        | (PCIN+((D'+A')'*B')')' | 30     | 10     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_216        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_215        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_214        | (PCIN+((D'+A')'*B')')' | 30     | 13     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_213        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_212        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_181        | (PCIN+((D'+A')'*B')')' | 30     | 2      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_180        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_179        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_178        | (PCIN+((D'+A')'*B')')' | 30     | 15     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_177        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_176        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_175        | (PCIN+((D'+A')'*B')')' | 30     | 16     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_174        | (C'+((D'+B')')'        | -      | 16     | 20     | 25     | 48     | -    | 1    | 1    | 1    | 1     | 1    | 1    | 
|calc_173        | (PCIN+((D'+A')'*B')')' | 30     | 5      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_172        | (PCIN+((D'+A')'*B')')' | 30     | 8      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_171        | (PCIN+((D'+A')'*B')')' | 30     | 9      | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_170        | (PCIN+((D'+A')'*B')')' | 30     | 10     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_169        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_168        | (PCIN+((D'+A')'*B')')' | 30     | 12     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_167        | (PCIN+((D'+A')'*B')')' | 30     | 13     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc_166        | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|calc            | (PCIN+((D'+A')'*B')')' | 30     | 14     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|axis_iir_filter | ((A'*B')')'            | 30     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|axis_iir_filter | (C+A*B)'               | 30     | 16     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|axis_iir_filter | (C+A*B)'               | 30     | 16     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     5|
|3     |CARRY4    |   366|
|4     |DSP48E1   |    71|
|7     |LUT1      |   391|
|8     |LUT2      |  1716|
|9     |LUT3      |   704|
|10    |LUT4      |   958|
|11    |LUT5      |   534|
|12    |LUT6      |  2916|
|13    |MUXCY_L   |  1508|
|14    |MUXF7     |   104|
|15    |MUXF8     |    40|
|16    |ODDR      |    18|
|17    |PLLE2_ADV |     1|
|18    |PS7       |     1|
|19    |RAMB36E1  |    33|
|23    |SRL16     |     1|
|24    |SRL16E    |  1138|
|25    |SRLC32E   |     2|
|26    |XORCY     |  1508|
|27    |FDRE      | 11041|
|28    |FDSE      |    87|
|29    |IBUF      |    44|
|30    |IBUFDS    |     1|
|31    |OBUF      |    19|
|32    |OBUFT     |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.973 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3303.973 ; gain = 827.152 ; free physical = 5275 ; free virtual = 10612
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3303.980 ; gain = 891.184 ; free physical = 5275 ; free virtual = 10612
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3303.980 ; gain = 0.000 ; free physical = 5562 ; free virtual = 10900
INFO: [Netlist 29-17] Analyzing 3651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.988 ; gain = 0.000 ; free physical = 5561 ; free virtual = 10899
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 393 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 32da9a7a
INFO: [Common 17-83] Releasing license: Synthesis
387 Infos, 411 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 3335.988 ; gain = 1289.605 ; free physical = 5561 ; free virtual = 10899
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2958.341; main = 2626.337; forked = 378.096
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4273.246; main = 3335.988; forked = 969.273
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/mcpha.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 20:09:08 2024...
