

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Tue Sep  5 22:43:12 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.547 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1254154|  1254154| 4.448 ms | 4.448 ms |  1254154|  1254154|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i10_l_j8      |    36864|    36864|         2|          1|          1|  36864|    yes   |
        |- l_to_float_i12_l_j9  |    36868|    36868|         6|          1|          1|  36864|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 6, States = { 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 12 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%outp1_0_V = alloca i64" [kernel.cpp:295]   --->   Operation 49 'alloca' 'outp1_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%outp1_1_V = alloca i64" [kernel.cpp:295]   --->   Operation 50 'alloca' 'outp1_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%outp1_2_V = alloca i64" [kernel.cpp:295]   --->   Operation 51 'alloca' 'outp1_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%outp1_3_V = alloca i64" [kernel.cpp:295]   --->   Operation 52 'alloca' 'outp1_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%outp1_4_V = alloca i64" [kernel.cpp:295]   --->   Operation 53 'alloca' 'outp1_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%outp1_5_V = alloca i64" [kernel.cpp:295]   --->   Operation 54 'alloca' 'outp1_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%outp1_6_V = alloca i64" [kernel.cpp:295]   --->   Operation 55 'alloca' 'outp1_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%outp1_7_V = alloca i64" [kernel.cpp:295]   --->   Operation 56 'alloca' 'outp1_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%outp1_8_V = alloca i64" [kernel.cpp:295]   --->   Operation 57 'alloca' 'outp1_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%outp1_9_V = alloca i64" [kernel.cpp:295]   --->   Operation 58 'alloca' 'outp1_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%outp1_10_V = alloca i64" [kernel.cpp:295]   --->   Operation 59 'alloca' 'outp1_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%outp1_11_V = alloca i64" [kernel.cpp:295]   --->   Operation 60 'alloca' 'outp1_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.preheader5.i.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16, void %codeRepl, i16 %add_ln298_1, void" [kernel.cpp:298]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i10 = phi i4, void %codeRepl, i4 %select_ln298_1, void"   --->   Operation 63 'phi' 'i10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%j8 = phi i12, void %codeRepl, i12 %add_ln299, void" [kernel.cpp:299]   --->   Operation 64 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln299 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:299]   --->   Operation 65 'specpipeline' 'specpipeline_ln299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln298 = icmp_eq  i16 %indvar_flatten, i16" [kernel.cpp:298]   --->   Operation 66 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.60ns)   --->   "%add_ln298_1 = add i16 %indvar_flatten, i16" [kernel.cpp:298]   --->   Operation 67 'add' 'add_ln298_1' <Predicate = true> <Delay = 0.60> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %.preheader5.i.i.preheader, void %codeRepl551" [kernel.cpp:298]   --->   Operation 68 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.33ns)   --->   "%add_ln298 = add i4 %i10, i4" [kernel.cpp:298]   --->   Operation 69 'add' 'add_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.62ns)   --->   "%icmp_ln299 = icmp_eq  i12 %j8, i12" [kernel.cpp:299]   --->   Operation 70 'icmp' 'icmp_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln298 = select i1 %icmp_ln299, i12, i12 %j8" [kernel.cpp:298]   --->   Operation 71 'select' 'select_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.35ns)   --->   "%select_ln298_1 = select i1 %icmp_ln299, i4 %add_ln298, i4 %i10" [kernel.cpp:298]   --->   Operation 72 'select' 'select_ln298_1' <Predicate = (!icmp_ln298)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i12 %select_ln298" [kernel.cpp:299]   --->   Operation 73 'zext' 'zext_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%v179_V_addr = getelementptr i24 %v179_V, i64, i64 %zext_ln299" [kernel.cpp:301]   --->   Operation 74 'getelementptr' 'v179_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.15ns)   --->   "%v179_V_load = load i12 %v179_V_addr" [kernel.cpp:301]   --->   Operation 75 'load' 'v179_V_load' <Predicate = (!icmp_ln298)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_2 : Operation 76 [1/1] (0.52ns)   --->   "%add_ln299 = add i12 %select_ln298, i12" [kernel.cpp:299]   --->   Operation 76 'add' 'add_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln299 = br void %.preheader5.i.i" [kernel.cpp:299]   --->   Operation 77 'br' 'br_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j8_str" [kernel.cpp:298]   --->   Operation 78 'specloopname' 'specloopname_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln299 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:299]   --->   Operation 80 'specpipeline' 'specpipeline_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (1.15ns)   --->   "%v179_V_load = load i12 %v179_V_addr" [kernel.cpp:301]   --->   Operation 81 'load' 'v179_V_load' <Predicate = (!icmp_ln298)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%outp1_0_V_addr = getelementptr i24 %outp1_0_V, i64, i64 %zext_ln299"   --->   Operation 82 'getelementptr' 'outp1_0_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%outp1_1_V_addr = getelementptr i24 %outp1_1_V, i64, i64 %zext_ln299"   --->   Operation 83 'getelementptr' 'outp1_1_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%outp1_2_V_addr = getelementptr i24 %outp1_2_V, i64, i64 %zext_ln299"   --->   Operation 84 'getelementptr' 'outp1_2_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%outp1_3_V_addr = getelementptr i24 %outp1_3_V, i64, i64 %zext_ln299"   --->   Operation 85 'getelementptr' 'outp1_3_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%outp1_4_V_addr = getelementptr i24 %outp1_4_V, i64, i64 %zext_ln299"   --->   Operation 86 'getelementptr' 'outp1_4_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%outp1_5_V_addr = getelementptr i24 %outp1_5_V, i64, i64 %zext_ln299"   --->   Operation 87 'getelementptr' 'outp1_5_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%outp1_6_V_addr = getelementptr i24 %outp1_6_V, i64, i64 %zext_ln299"   --->   Operation 88 'getelementptr' 'outp1_6_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%outp1_7_V_addr = getelementptr i24 %outp1_7_V, i64, i64 %zext_ln299"   --->   Operation 89 'getelementptr' 'outp1_7_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%outp1_8_V_addr = getelementptr i24 %outp1_8_V, i64, i64 %zext_ln299"   --->   Operation 90 'getelementptr' 'outp1_8_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%outp1_9_V_addr = getelementptr i24 %outp1_9_V, i64, i64 %zext_ln299"   --->   Operation 91 'getelementptr' 'outp1_9_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%outp1_10_V_addr = getelementptr i24 %outp1_10_V, i64, i64 %zext_ln299"   --->   Operation 92 'getelementptr' 'outp1_10_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%outp1_11_V_addr = getelementptr i24 %outp1_11_V, i64, i64 %zext_ln299"   --->   Operation 93 'getelementptr' 'outp1_11_V_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %select_ln298_1, void %branch23, i4, void %branch12, i4, void %branch13, i4, void %branch14, i4, void %branch15, i4, void %branch16, i4, void %branch17, i4, void %branch18, i4, void %branch19, i4, void %branch20, i4, void %branch21, i4, void %branch22"   --->   Operation 94 'switch' 'switch_ln158' <Predicate = (!icmp_ln298)> <Delay = 0.63>
ST_3 : Operation 95 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_10_V_addr"   --->   Operation 95 'store' 'store_ln158' <Predicate = (select_ln298_1 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 96 'br' 'br_ln158' <Predicate = (select_ln298_1 == 10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_9_V_addr"   --->   Operation 97 'store' 'store_ln158' <Predicate = (select_ln298_1 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 98 'br' 'br_ln158' <Predicate = (select_ln298_1 == 9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_8_V_addr"   --->   Operation 99 'store' 'store_ln158' <Predicate = (select_ln298_1 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 100 'br' 'br_ln158' <Predicate = (select_ln298_1 == 8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_7_V_addr"   --->   Operation 101 'store' 'store_ln158' <Predicate = (select_ln298_1 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 102 'br' 'br_ln158' <Predicate = (select_ln298_1 == 7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_6_V_addr"   --->   Operation 103 'store' 'store_ln158' <Predicate = (select_ln298_1 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 104 'br' 'br_ln158' <Predicate = (select_ln298_1 == 6)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_5_V_addr"   --->   Operation 105 'store' 'store_ln158' <Predicate = (select_ln298_1 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 106 'br' 'br_ln158' <Predicate = (select_ln298_1 == 5)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_4_V_addr"   --->   Operation 107 'store' 'store_ln158' <Predicate = (select_ln298_1 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 108 'br' 'br_ln158' <Predicate = (select_ln298_1 == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_3_V_addr"   --->   Operation 109 'store' 'store_ln158' <Predicate = (select_ln298_1 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 110 'br' 'br_ln158' <Predicate = (select_ln298_1 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_2_V_addr"   --->   Operation 111 'store' 'store_ln158' <Predicate = (select_ln298_1 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 112 'br' 'br_ln158' <Predicate = (select_ln298_1 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_1_V_addr"   --->   Operation 113 'store' 'store_ln158' <Predicate = (select_ln298_1 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 114 'br' 'br_ln158' <Predicate = (select_ln298_1 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_0_V_addr"   --->   Operation 115 'store' 'store_ln158' <Predicate = (select_ln298_1 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 116 'br' 'br_ln158' <Predicate = (select_ln298_1 == 0)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v179_V_load, i12 %outp1_11_V_addr"   --->   Operation 117 'store' 'store_ln158' <Predicate = (select_ln298_1 == 15) | (select_ln298_1 == 14) | (select_ln298_1 == 13) | (select_ln298_1 == 12) | (select_ln298_1 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln158 = br void"   --->   Operation 118 'br' 'br_ln158' <Predicate = (select_ln298_1 == 15) | (select_ln298_1 == 14) | (select_ln298_1 == 13) | (select_ln298_1 == 12) | (select_ln298_1 == 11)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc492, i24 %v177_V, i24 %v178_V, i24 %v178_1_V, i24 %v178_2_V, i24 %v178_3_V, i24 %v178_4_V, i24 %v178_5_V, i24 %v178_6_V, i24 %v178_7_V, i24 %v178_8_V, i24 %v178_9_V, i24 %v178_10_V, i24 %v178_11_V, i24 %outp1_0_V, i24 %outp1_1_V, i24 %outp1_2_V, i24 %outp1_3_V, i24 %outp1_4_V, i24 %outp1_5_V, i24 %outp1_6_V, i24 %outp1_7_V, i24 %outp1_8_V, i24 %outp1_9_V, i24 %outp1_10_V, i24 %outp1_11_V"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc492, i24 %v177_V, i24 %v178_V, i24 %v178_1_V, i24 %v178_2_V, i24 %v178_3_V, i24 %v178_4_V, i24 %v178_5_V, i24 %v178_6_V, i24 %v178_7_V, i24 %v178_8_V, i24 %v178_9_V, i24 %v178_10_V, i24 %v178_11_V, i24 %outp1_0_V, i24 %outp1_1_V, i24 %outp1_2_V, i24 %outp1_3_V, i24 %outp1_4_V, i24 %outp1_5_V, i24 %outp1_6_V, i24 %outp1_7_V, i24 %outp1_8_V, i24 %outp1_9_V, i24 %outp1_10_V, i24 %outp1_11_V"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 6 <SV = 4> <Delay = 2.08>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i16, void %codeRepl551, i16 %add_ln308_1, void %gemm_systolic_array_ds1.exit" [kernel.cpp:308]   --->   Operation 122 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%i12 = phi i4, void %codeRepl551, i4 %select_ln308_1, void %gemm_systolic_array_ds1.exit" [kernel.cpp:311]   --->   Operation 123 'phi' 'i12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%j9 = phi i12, void %codeRepl551, i12 %add_ln309, void %gemm_systolic_array_ds1.exit" [kernel.cpp:309]   --->   Operation 124 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln309 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:309]   --->   Operation 125 'specpipeline' 'specpipeline_ln309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.67ns)   --->   "%icmp_ln308 = icmp_eq  i16 %indvar_flatten6, i16" [kernel.cpp:308]   --->   Operation 126 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.60ns)   --->   "%add_ln308_1 = add i16 %indvar_flatten6, i16" [kernel.cpp:308]   --->   Operation 127 'add' 'add_ln308_1' <Predicate = true> <Delay = 0.60> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %gemm_systolic_array_ds1.exit, void" [kernel.cpp:308]   --->   Operation 128 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.33ns)   --->   "%add_ln308 = add i4, i4 %i12" [kernel.cpp:308]   --->   Operation 129 'add' 'add_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.62ns)   --->   "%icmp_ln309 = icmp_eq  i12 %j9, i12" [kernel.cpp:309]   --->   Operation 130 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.29ns)   --->   "%select_ln308 = select i1 %icmp_ln309, i12, i12 %j9" [kernel.cpp:308]   --->   Operation 131 'select' 'select_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.35ns)   --->   "%select_ln308_1 = select i1 %icmp_ln309, i4 %add_ln308, i4 %i12" [kernel.cpp:308]   --->   Operation 132 'select' 'select_ln308_1' <Predicate = (!icmp_ln308)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i12 %select_ln308" [kernel.cpp:309]   --->   Operation 133 'zext' 'zext_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%outp1_0_V_addr_1 = getelementptr i24 %outp1_0_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 134 'getelementptr' 'outp1_0_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (1.15ns)   --->   "%outp1_0_V_load = load i12 %outp1_0_V_addr_1" [kernel.cpp:311]   --->   Operation 135 'load' 'outp1_0_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%outp1_1_V_addr_1 = getelementptr i24 %outp1_1_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 136 'getelementptr' 'outp1_1_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 137 [2/2] (1.15ns)   --->   "%outp1_1_V_load = load i12 %outp1_1_V_addr_1" [kernel.cpp:311]   --->   Operation 137 'load' 'outp1_1_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%outp1_2_V_addr_1 = getelementptr i24 %outp1_2_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 138 'getelementptr' 'outp1_2_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (1.15ns)   --->   "%outp1_2_V_load = load i12 %outp1_2_V_addr_1" [kernel.cpp:311]   --->   Operation 139 'load' 'outp1_2_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%outp1_3_V_addr_1 = getelementptr i24 %outp1_3_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 140 'getelementptr' 'outp1_3_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (1.15ns)   --->   "%outp1_3_V_load = load i12 %outp1_3_V_addr_1" [kernel.cpp:311]   --->   Operation 141 'load' 'outp1_3_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%outp1_4_V_addr_1 = getelementptr i24 %outp1_4_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 142 'getelementptr' 'outp1_4_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.15ns)   --->   "%outp1_4_V_load = load i12 %outp1_4_V_addr_1" [kernel.cpp:311]   --->   Operation 143 'load' 'outp1_4_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%outp1_5_V_addr_1 = getelementptr i24 %outp1_5_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 144 'getelementptr' 'outp1_5_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (1.15ns)   --->   "%outp1_5_V_load = load i12 %outp1_5_V_addr_1" [kernel.cpp:311]   --->   Operation 145 'load' 'outp1_5_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%outp1_6_V_addr_1 = getelementptr i24 %outp1_6_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 146 'getelementptr' 'outp1_6_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (1.15ns)   --->   "%outp1_6_V_load = load i12 %outp1_6_V_addr_1" [kernel.cpp:311]   --->   Operation 147 'load' 'outp1_6_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%outp1_7_V_addr_1 = getelementptr i24 %outp1_7_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 148 'getelementptr' 'outp1_7_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (1.15ns)   --->   "%outp1_7_V_load = load i12 %outp1_7_V_addr_1" [kernel.cpp:311]   --->   Operation 149 'load' 'outp1_7_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%outp1_8_V_addr_1 = getelementptr i24 %outp1_8_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 150 'getelementptr' 'outp1_8_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (1.15ns)   --->   "%outp1_8_V_load = load i12 %outp1_8_V_addr_1" [kernel.cpp:311]   --->   Operation 151 'load' 'outp1_8_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%outp1_9_V_addr_1 = getelementptr i24 %outp1_9_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 152 'getelementptr' 'outp1_9_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 153 [2/2] (1.15ns)   --->   "%outp1_9_V_load = load i12 %outp1_9_V_addr_1" [kernel.cpp:311]   --->   Operation 153 'load' 'outp1_9_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%outp1_10_V_addr_1 = getelementptr i24 %outp1_10_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 154 'getelementptr' 'outp1_10_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (1.15ns)   --->   "%outp1_10_V_load = load i12 %outp1_10_V_addr_1" [kernel.cpp:311]   --->   Operation 155 'load' 'outp1_10_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%outp1_11_V_addr_1 = getelementptr i24 %outp1_11_V, i64, i64 %zext_ln309" [kernel.cpp:311]   --->   Operation 156 'getelementptr' 'outp1_11_V_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (1.15ns)   --->   "%outp1_11_V_load = load i12 %outp1_11_V_addr_1" [kernel.cpp:311]   --->   Operation 157 'load' 'outp1_11_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_6 : Operation 158 [1/1] (0.52ns)   --->   "%add_ln309 = add i12, i12 %select_ln308" [kernel.cpp:309]   --->   Operation 158 'add' 'add_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.77>
ST_7 : Operation 159 [1/2] (1.15ns)   --->   "%outp1_0_V_load = load i12 %outp1_0_V_addr_1" [kernel.cpp:311]   --->   Operation 159 'load' 'outp1_0_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 160 [1/2] (1.15ns)   --->   "%outp1_1_V_load = load i12 %outp1_1_V_addr_1" [kernel.cpp:311]   --->   Operation 160 'load' 'outp1_1_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 161 [1/2] (1.15ns)   --->   "%outp1_2_V_load = load i12 %outp1_2_V_addr_1" [kernel.cpp:311]   --->   Operation 161 'load' 'outp1_2_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 162 [1/2] (1.15ns)   --->   "%outp1_3_V_load = load i12 %outp1_3_V_addr_1" [kernel.cpp:311]   --->   Operation 162 'load' 'outp1_3_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 163 [1/2] (1.15ns)   --->   "%outp1_4_V_load = load i12 %outp1_4_V_addr_1" [kernel.cpp:311]   --->   Operation 163 'load' 'outp1_4_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 164 [1/2] (1.15ns)   --->   "%outp1_5_V_load = load i12 %outp1_5_V_addr_1" [kernel.cpp:311]   --->   Operation 164 'load' 'outp1_5_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 165 [1/2] (1.15ns)   --->   "%outp1_6_V_load = load i12 %outp1_6_V_addr_1" [kernel.cpp:311]   --->   Operation 165 'load' 'outp1_6_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 166 [1/2] (1.15ns)   --->   "%outp1_7_V_load = load i12 %outp1_7_V_addr_1" [kernel.cpp:311]   --->   Operation 166 'load' 'outp1_7_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 167 [1/2] (1.15ns)   --->   "%outp1_8_V_load = load i12 %outp1_8_V_addr_1" [kernel.cpp:311]   --->   Operation 167 'load' 'outp1_8_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 168 [1/2] (1.15ns)   --->   "%outp1_9_V_load = load i12 %outp1_9_V_addr_1" [kernel.cpp:311]   --->   Operation 168 'load' 'outp1_9_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 169 [1/2] (1.15ns)   --->   "%outp1_10_V_load = load i12 %outp1_10_V_addr_1" [kernel.cpp:311]   --->   Operation 169 'load' 'outp1_10_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 170 [1/2] (1.15ns)   --->   "%outp1_11_V_load = load i12 %outp1_11_V_addr_1" [kernel.cpp:311]   --->   Operation 170 'load' 'outp1_11_V_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_7 : Operation 171 [1/1] (0.61ns)   --->   "%p_Val2_s = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %outp1_0_V_load, i24 %outp1_1_V_load, i24 %outp1_2_V_load, i24 %outp1_3_V_load, i24 %outp1_4_V_load, i24 %outp1_5_V_load, i24 %outp1_6_V_load, i24 %outp1_7_V_load, i24 %outp1_8_V_load, i24 %outp1_9_V_load, i24 %outp1_10_V_load, i24 %outp1_11_V_load, i4 %select_ln308_1" [kernel.cpp:311]   --->   Operation 171 'mux' 'p_Val2_s' <Predicate = (!icmp_ln308)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_s, i32"   --->   Operation 172 'bitselect' 'p_Result_48' <Predicate = (!icmp_ln308)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.81>
ST_8 : Operation 173 [1/1] (0.76ns)   --->   "%icmp_ln889 = icmp_eq  i24 %p_Val2_s, i24"   --->   Operation 173 'icmp' 'icmp_ln889' <Predicate = (!icmp_ln308)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.61ns)   --->   "%sub_ln893 = sub i24, i24 %p_Val2_s"   --->   Operation 174 'sub' 'sub_ln893' <Predicate = (!icmp_ln308 & p_Result_48)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.36ns)   --->   "%m_5 = select i1 %p_Result_48, i24 %sub_ln893, i24 %p_Val2_s"   --->   Operation 175 'select' 'm_5' <Predicate = (!icmp_ln308)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %m_5, i32, i32"   --->   Operation 176 'partselect' 'p_Result_s' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8, i24 %p_Result_s"   --->   Operation 177 'bitconcatenate' 'p_Result_43' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.84ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_43, i1"   --->   Operation 178 'cttz' 'l' <Predicate = (!icmp_ln308)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 50 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %l"   --->   Operation 179 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln308)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.30>
ST_9 : Operation 180 [1/1] (0.66ns)   --->   "%sub_ln898 = sub i32, i32 %l"   --->   Operation 180 'sub' 'sub_ln898' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln898 = trunc i32 %sub_ln898"   --->   Operation 181 'trunc' 'trunc_ln898' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.66ns)   --->   "%lsb_index = add i32, i32 %sub_ln898"   --->   Operation 182 'add' 'lsb_index' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 183 'partselect' 'tmp_21' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.84ns)   --->   "%icmp_ln900 = icmp_sgt  i31 %tmp_21, i31"   --->   Operation 184 'icmp' 'icmp_ln900' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln901 = trunc i32 %sub_ln898"   --->   Operation 185 'trunc' 'trunc_ln901' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.34ns)   --->   "%sub_ln901 = sub i5, i5 %trunc_ln901"   --->   Operation 186 'sub' 'sub_ln901' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%zext_ln901 = zext i5 %sub_ln901"   --->   Operation 187 'zext' 'zext_ln901' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%lshr_ln901 = lshr i24, i24 %zext_ln901"   --->   Operation 188 'lshr' 'lshr_ln901' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%p_Result_44 = and i24 %m_5, i24 %lshr_ln901"   --->   Operation 189 'and' 'p_Result_44' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln901 = icmp_ne  i24 %p_Result_44, i24"   --->   Operation 190 'icmp' 'icmp_ln901' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i71)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 191 'bitselect' 'tmp_22' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i71)   --->   "%xor_ln903 = xor i1 %tmp_22, i1"   --->   Operation 192 'xor' 'xor_ln903' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i71)   --->   "%and_ln900 = and i1 %icmp_ln900, i1 %icmp_ln901"   --->   Operation 193 'and' 'and_ln900' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.61ns)   --->   "%add_ln903 = add i24, i24 %trunc_ln898"   --->   Operation 194 'add' 'add_ln903' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i71)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %m_5, i24 %add_ln903"   --->   Operation 195 'bitselect' 'p_Result_45' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i71)   --->   "%a = or i1 %and_ln900, i1 %p_Result_45"   --->   Operation 196 'or' 'a' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.85ns)   --->   "%icmp_ln912 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 197 'icmp' 'icmp_ln912' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.66ns)   --->   "%sub_ln913 = sub i32, i32 %sub_ln898"   --->   Operation 198 'sub' 'sub_ln913' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.66ns)   --->   "%add_ln912 = add i32, i32 %sub_ln898"   --->   Operation 199 'add' 'add_ln912' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.12ns) (out node of the LUT)   --->   "%tobool34_i_i71 = and i1 %a, i1 %xor_ln903"   --->   Operation 200 'and' 'tobool34_i_i71' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.42>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln911 = zext i24 %m_5"   --->   Operation 201 'zext' 'zext_ln911' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln913 = zext i32 %sub_ln913"   --->   Operation 202 'zext' 'zext_ln913' <Predicate = (!icmp_ln308 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln913 = shl i64 %zext_ln911, i64 %zext_ln913"   --->   Operation 203 'shl' 'shl_ln913' <Predicate = (!icmp_ln308 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln912 = zext i32 %add_ln912"   --->   Operation 204 'zext' 'zext_ln912' <Predicate = (!icmp_ln308 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln912 = lshr i64 %zext_ln911, i64 %zext_ln912"   --->   Operation 205 'lshr' 'lshr_ln912' <Predicate = (!icmp_ln308 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln912, i64 %lshr_ln912, i64 %shl_ln913"   --->   Operation 206 'select' 'm' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln915 = zext i1 %tobool34_i_i71"   --->   Operation 207 'zext' 'zext_ln915' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln915, i64 %m"   --->   Operation 208 'add' 'm_2' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 1.05> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%m_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32, i32"   --->   Operation 209 'partselect' 'm_6' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i63 %m_6"   --->   Operation 210 'zext' 'zext_ln916' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32"   --->   Operation 211 'bitselect' 'p_Result_46' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.30ns)   --->   "%select_ln897 = select i1 %p_Result_46, i8, i8"   --->   Operation 212 'select' 'select_ln897' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918 = sub i8, i8 %trunc_ln897"   --->   Operation 213 'sub' 'sub_ln918' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918 = add i8 %sub_ln918, i8 %select_ln897"   --->   Operation 214 'add' 'add_ln918' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_48, i8 %add_ln918"   --->   Operation 215 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_49 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln916, i9 %tmp, i32, i32"   --->   Operation 216 'partset' 'p_Result_49' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i64 %p_Result_49"   --->   Operation 217 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln693 = bitcast i32 %trunc_ln692"   --->   Operation 218 'bitcast' 'bitcast_ln693' <Predicate = (!icmp_ln308 & !icmp_ln889)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.22ns)   --->   "%v201 = select i1 %icmp_ln889, i32, i32 %bitcast_ln693"   --->   Operation 219 'select' 'v201' <Predicate = (!icmp_ln308)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.83>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln308 = specloopname void @_ssdm_op_SpecLoopName, void @l_to_float_i12_l_j9_str" [kernel.cpp:308]   --->   Operation 220 'specloopname' 'specloopname_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%empty_1886 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 221 'speclooptripcount' 'empty_1886' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln308_1, i12" [kernel.cpp:313]   --->   Operation 222 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln308_1, i10" [kernel.cpp:313]   --->   Operation 223 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i14 %tmp_48" [kernel.cpp:313]   --->   Operation 224 'zext' 'zext_ln313' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln313 = sub i16 %tmp_s, i16 %zext_ln313" [kernel.cpp:313]   --->   Operation 225 'sub' 'sub_ln313' <Predicate = (!icmp_ln308)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln309 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:309]   --->   Operation 226 'specpipeline' 'specpipeline_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i12 %select_ln308" [kernel.cpp:313]   --->   Operation 227 'zext' 'zext_ln313_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln313 = add i16 %sub_ln313, i16 %zext_ln313_1" [kernel.cpp:313]   --->   Operation 228 'add' 'add_ln313' <Predicate = (!icmp_ln308)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i16 %add_ln313" [kernel.cpp:313]   --->   Operation 229 'zext' 'zext_ln313_2' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%v180_addr = getelementptr i32 %v180, i64, i64 %zext_ln313_2" [kernel.cpp:313]   --->   Operation 230 'getelementptr' 'v180_addr' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (1.15ns)   --->   "%store_ln313 = store i32 %v201, i16 %v180_addr" [kernel.cpp:313]   --->   Operation 231 'store' 'store_ln313' <Predicate = (!icmp_ln308)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.preheader" [kernel.cpp:309]   --->   Operation 232 'br' 'br_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln316 = ret" [kernel.cpp:316]   --->   Operation 233 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', kernel.cpp:298) with incoming values : ('add_ln298_1', kernel.cpp:298) [66]  (0.603 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('j8', kernel.cpp:299) with incoming values : ('add_ln299', kernel.cpp:299) [68]  (0 ns)
	'icmp' operation ('icmp_ln299', kernel.cpp:299) [77]  (0.629 ns)
	'select' operation ('select_ln298', kernel.cpp:298) [78]  (0.299 ns)
	'getelementptr' operation ('v179_V_addr', kernel.cpp:301) [82]  (0 ns)
	'load' operation ('v179_V_load', kernel.cpp:301) on array 'v179_V' [83]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('v179_V_load', kernel.cpp:301) on array 'v179_V' [83]  (1.16 ns)
	'store' operation ('store_ln158') of variable 'v179_V_load', kernel.cpp:301 on array 'outp1[5].V', kernel.cpp:295 [113]  (1.16 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', kernel.cpp:308) with incoming values : ('add_ln308_1', kernel.cpp:308) [140]  (0.603 ns)

 <State 6>: 2.09ns
The critical path consists of the following:
	'phi' operation ('j9', kernel.cpp:309) with incoming values : ('add_ln309', kernel.cpp:309) [142]  (0 ns)
	'icmp' operation ('icmp_ln309', kernel.cpp:309) [151]  (0.629 ns)
	'select' operation ('select_ln308', kernel.cpp:308) [152]  (0.299 ns)
	'getelementptr' operation ('outp1_0_V_addr_1', kernel.cpp:311) [164]  (0 ns)
	'load' operation ('outp1_0_V_load', kernel.cpp:311) on array 'outp1[0].V', kernel.cpp:295 [165]  (1.16 ns)

 <State 7>: 1.78ns
The critical path consists of the following:
	'load' operation ('outp1_0_V_load', kernel.cpp:311) on array 'outp1[0].V', kernel.cpp:295 [165]  (1.16 ns)
	'mux' operation ('__Val2__', kernel.cpp:311) [188]  (0.618 ns)

 <State 8>: 1.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln893') [191]  (0.613 ns)
	'select' operation ('m') [192]  (0.362 ns)
	'cttz' operation ('l') [195]  (0.84 ns)

 <State 9>: 2.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln898') [196]  (0.669 ns)
	'add' operation ('lsb_index') [198]  (0.669 ns)
	'icmp' operation ('icmp_ln900') [200]  (0.848 ns)
	'and' operation ('and_ln900') [209]  (0 ns)
	'or' operation ('a') [212]  (0 ns)
	'and' operation ('tobool34_i_i71') [221]  (0.122 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln912') [220]  (0 ns)
	'select' operation ('m') [222]  (0 ns)
	'add' operation ('m') [224]  (1.05 ns)
	'select' operation ('select_ln897') [228]  (0.303 ns)
	'add' operation ('add_ln918') [231]  (0.838 ns)
	'select' operation ('v201') [236]  (0.227 ns)

 <State 11>: 1.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln313', kernel.cpp:313) [157]  (0 ns)
	'add' operation ('add_ln313', kernel.cpp:313) [161]  (0.675 ns)
	'getelementptr' operation ('v180_addr', kernel.cpp:313) [163]  (0 ns)
	'store' operation ('store_ln313', kernel.cpp:313) of variable 'v201' on array 'v180' [237]  (1.16 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
