<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0 :: RISC-V Ratified Specifications Library</title>
    <link rel="canonical" href="https://docs.riscv.org/isa/unpriv/cmo.html">
    <link rel="prev" href="ztso-st-ext.html">
    <link rel="next" href="f-st-ext.html">
    <meta name="generator" content="Antora 3.1.14">
    <script>
!function (theme, navWidth) {
  if (theme === 'dark') document.documentElement.classList.add('dark-theme')
  if (navWidth) document.documentElement.style.setProperty('--nav-width', `${navWidth}px`)
}(localStorage && localStorage.getItem('theme') || (matchMedia('(prefers-color-scheme: dark)')?.matches && 'dark'),
  localStorage && localStorage.getItem('nav-width'))
    </script>
    <link rel="stylesheet" href="../../_/css/site.css">
    <link rel="stylesheet" href="../../_/css/vendor/search.css">
    <link rel="stylesheet" href="../../_/css/vendor/page-search.css">
    <link rel="stylesheet" href="../../_/css/vendor/spring-tabs.css">

    <meta name="antora-ui-version" content="38afac9b4d3b4479208e228c2d3aebd15a6584c3"> 
    <meta name="version" content="v20250508">
    <meta name="component" content="isa">
    <meta name="latest-version" content="true">
    <link rel="icon" href="../../_/img/favicon.ico" type="image/vnd.microsoft.icon">
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
<div class="navbar-brand">
  <a class="navbar-item" href="https://riscv.org">
    <img id="riscvlogo" src="../../_/img/risc-v_logo.svg" alt="RISCV" />
  </a>
</div>
    </div>
<div class="navbar-end">
<div class="navbar-item home">
  <a class="navbar-link" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568530/RISC-V+Technical+Specifications+Proposed" aria-label="Library">
Library</a>
</div>
</div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">ISA</a>
          <div class="navbar-dropdown">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/805601287/The+RISC-V+Instruction+Set+Manual+Volume+I+Unprivileged+ISA">Unprivileged <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568665">Privileged <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
          </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Profiles</a>
          <div class="navbar-dropdown" style="min-width: 280px">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/805240860/RVA23+Profile">RVA23 Profile <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568757/RVB23+Profile">RVB23 Profile <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/806289411/RISC-V+Profiles">RISC-V Profiles <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
          </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Non-ISA Hardware</a>
          <div class="navbar-dropdown" style="min-width: 280px">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/806289428/RISC-V+Advanced+Interrupt+Architecture">Advanced
              Interrupt Architecture <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617089/RISC-V+IOMMU+Architecture">IOMMU
              Architecture <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617106/RISC-V+Platform-Level+Interrupt+Controller">Platform-Level
              Interrupt Controller <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" 
              href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617123/RISC-V+Server+SOC">Server
              SOC <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
          </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Debug, Trace, RAS</a>
          <div class="navbar-dropdown" style="min-width: 280px">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926657/Efficient+Trace+for+RISC-V">Efficient Trace< <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809697292/RISC-V+Capacity+and+Bandwidth+QoS+Register+Interface">QoS Register Interface <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926674/The+RISC-V+Debug">Debug <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926691/RISC-V+N-Trace+Nexus-based+Trace">N-Trace <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809697310/RISC-V+RERI+Architecture">RERI Architecture <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057729/RISC-V+Trace+Connectors">Trace Connectors <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057747/RISC-V+Trace+Control+Interface">Trace Control Interface <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057766/Unformatted+Trace+Diagnostic+Data+Packet+Encapsulation+for+RISC-V">Unformatted Trace and Diagnostic Data Packet
              Encapsulation <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
        </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Platform Software</a>
          <div class="navbar-dropdown" style="min-width: 280px">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926709/RISC-V+Boot+and+Runtime+Services+BRS">Boot and Runtime Services <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057786/RISC-V+Functional+Fixed+Hardware">Functional Fixed Hardware <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926726/RISC-V+IO+Mapping+Table">IO Mapping Table <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057803/RISC-V+Platform+Management+Interface+RPMI">Platform Management Interface <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057820/RISC-V+Semihosting">Semihosting <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057837/RISC-V+Supervisor+Binary+Interface">Supervisor Binary Interface <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057854/RISC-V+UEFI+Protocol">UEFI Protocol <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
        </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">App Enablement</a>
          <div class="navbar-dropdown" style="min-width: 280px">
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057873/RISC-V+ABIs">Application Binary Interface <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
            <a class="navbar-item" target="_blank" rel="noopener noreferrer" href="https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926743/RISC-V+Vector+C+Intrinsic">Vector C Intrinsic <svg class="nav-external-icon" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 16 16">
    <path d="M10 1h5v5h-2V3.41l-6.29 6.3-1.42-1.42L11.59 2H10V1zM14 14H2V2h5V0H2a2 2 0 0 0-2 2v12
             a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2v-5h-2v5z"/>
  </svg></a>
          </div>
        </div>
    </div>
    <label class="theme-toggler">
      <input type="checkbox" type="checkbox" id="switch-theme-checkbox" name="switch-theme-checkbox" />
      <span class="icon"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="moon"
          class="svg-inline--fa fa-moon moon" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512">
          <path fill="currentColor"
            d="M223.5 32C100 32 0 132.3 0 256S100 480 223.5 480c60.6 0 115.5-24.2 155.8-63.4c5-4.9 6.3-12.5 3.1-18.7s-10.1-9.7-17-8.5c-9.8 1.7-19.8 2.6-30.1 2.6c-96.9 0-175.5-78.8-175.5-176c0-65.8 36-123.1 89.3-153.3c6.1-3.5 9.2-10.5 7.7-17.3s-7.3-11.9-14.3-12.5c-6.3-.5-12.6-.8-19-.8z">
          </path>
        </svg>
        <svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="sun" class="svg-inline--fa fa-sun sun"
          role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512">
          <path fill="currentColor"
            d="M361.5 1.2c5 2.1 8.6 6.6 9.6 11.9L391 121l107.9 19.8c5.3 1 9.8 4.6 11.9 9.6s1.5 10.7-1.6 15.2L446.9 256l62.3 90.3c3.1 4.5 3.7 10.2 1.6 15.2s-6.6 8.6-11.9 9.6L391 391 371.1 498.9c-1 5.3-4.6 9.8-9.6 11.9s-10.7 1.5-15.2-1.6L256 446.9l-90.3 62.3c-4.5 3.1-10.2 3.7-15.2 1.6s-8.6-6.6-9.6-11.9L121 391 13.1 371.1c-5.3-1-9.8-4.6-11.9-9.6s-1.5-10.7 1.6-15.2L65.1 256 2.8 165.7c-3.1-4.5-3.7-10.2-1.6-15.2s6.6-8.6 11.9-9.6L121 121 140.9 13.1c1-5.3 4.6-9.8 9.6-11.9s10.7-1.5 15.2 1.6L256 65.1 346.3 2.8c4.5-3.1 10.2-3.7 15.2-1.6zM160 256a96 96 0 1 1 192 0 96 96 0 1 1 -192 0zm224 0a128 128 0 1 0 -256 0 128 128 0 1 0 256 0z">
          </path>
        </svg></span>
      <span class="text">light</span>
    </label>
  </nav>
</header>
<script>
  !function (theme) {
    if (theme === 'dark') {
      document.getElementById('switch-theme-checkbox').parentElement.classList.add('active')
    }
  }(localStorage && localStorage.getItem('theme') || (matchMedia('(prefers-color-scheme: dark)')?.matches && 'dark'))
</script>
<div class="body">
<div class="nav-container" data-component="isa" data-version="v20250508">
  <aside class="nav">
    <div class="panels">
      <div class="nav-panel-menu is-active" data-panel="menu">
        <nav class="nav-menu">
<div class="context">
  <span class="title">ISA Specifications</span>
  <button class="version" id="browse-version">Latest</button>
  </div><ul class="nav-list">
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume I: RISC-V Unprivileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="unpriv-index.html">Unprivileged Architecture</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="unpriv-contributors.html">Preamble</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="colophon.html">Preface</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="rv32.html">RV32I Base Integer Instruction Set</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="rv32e.html">RV32E and RV64E Base Integer Instruction Sets, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="rv64.html">RV64I Base Integer Instruction Set</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zifencei.html">"Zifencei" Extension for Instruction-Fetch Fence, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zicsr.html">"Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="counters.html">"Zicntr" and "Zihpm" Extensions for Counters, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zihintntl.html">"Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zihintpause.html">"Zihintpause" Extension for Pause Hint, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zimop.html">"Zimop" Extension for May-Be-Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zicond.html">"Zicond" Extension for Integer Conditional Operations, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="m-st-ext.html">"M" Extension for Integer Multiplication and Division, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="a-st-ext.html">"A" Extension for Atomic Instructions, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zawrs.html">"Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zacas.html">"Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zabha.html">"Zabha" Extension for Byte and Halfword Atomic Memory Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="rvwmo.html">RVWMO Memory Consistency Model, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="ztso-st-ext.html">"Ztso" Extension for Total Store Ordering, Version 1.0</a>
  </li>
  <li class="nav-item is-current-page" data-depth="1">
    <a class="nav-link"  href="cmo.html">"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="f-st-ext.html">"F" Extension for Single-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="d-st-ext.html">"D" Extension for Double-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="q-st-ext.html">"Q" Extension for Quad-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zfh.html">"Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="bfloat16.html">"BF16" Extensions for for BFloat16-precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zfa.html">"Zfa" Extension for Additional Floating-Point Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zfinx.html">"Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="c-st-ext.html">"C" Extension for Compressed Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="zc.html">"Zc*" Extension for Code Size Reduction, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="b-st-ext.html">"B" Extension for Bit Manipulation, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="v-st-ext.html">"V" Standard Extension for Vector Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="scalar-crypto.html">Cryptography Extensions: Scalar &amp; Entropy Source Instructions, Version 1.0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="vector-crypto.html">Cryptography Extensions: Vector Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="unpriv-cfi.html">Control-flow Integrity (CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="rv-32-64g.html">RV32/64G Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="extending.html">Extending RISC-V</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="naming.html">ISA Extension Naming Conventions</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="mm-eplan.html">Appendix A: RVWMO Explanatory Material, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="mm-formal.html">Appendix B: Formal Memory Model Specifications, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="vector-examples.html">Appendix C: Vector Assembly Code Examples</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="calling-convention.html">Appendix D: Calling Convention for Vector State (Not authoritative - Placeholder Only)</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume II: RISC-V Privileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-index.html">Privileged Architecture</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-contributors.html">Preamble</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-preface.html">Preface</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-csrs.html">Control and Status Registers (CSRs)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/machine.html">Machine-Level ISA, Version 1.13</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smstateen.html">"Smstateen/Ssstateen" Extensions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/indirect-csr.html">"Smcsrind/Sscsrind" Indirect CSR Access, version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smepmp.html">"Smepmp" Extension for PMP Enhancements, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smcntrpmf.html">"Smcntrpmf" Cycke and Instret Privilege Mode Filtering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/rnmi.html">"Smrnmi" Extension for Resumable Non-Maskable Interrupts, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smcdeleg.html">"Smcdeleg" Counter Delegation Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smdbltrp.html">"Smdbltrp" Double Trap Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/smctr.html">"Smctr" Control Transfer Records Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/supervisor.html">Supervisor-Level ISA, Version 1.13</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/sstc.html">"Sstc" Extension for Supervisor-mode Timer Interrupts, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/sscofpmf.html">"Sscofpmf" Extension for Count Overflow and Mode-Based Filtering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/hypervisor.html">"H" Extension for Hypervisor Support, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-cfi.html">Control-flow Integrity(CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/ssdbltrp.html">"Ssdbltrp" Double Trap Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/zpm.html">Pointer Masking Extensions, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-insns.html">RISC-V Privileged Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../priv/priv-history.html">History</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Bibliography</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link"  href="../biblio/bibliography.html">Bibliography</a>
  </li>
</ul>
  </li>
</ul>
          <div class="toggle-sm">
            <button id="nav-toggle-2" class="nav-toggle"></button>
          </div>
        </nav>
      </div>
      <div class="nav-collapse">
        <button id="nav-collapse-toggle"><span></span></button>        
      </div>
    </div>
    <div class="nav-resize"></div>
  </aside>
</div>
<script>
!function (sidebar) {
  if (sidebar) {
    document.body.classList.add('nav-sm')
  }
}(localStorage && localStorage.getItem('sidebar') === 'close')
</script><main class="article">
<div class="toolbar" role="navigation">
  <button id="nav-toggle-1" class="nav-toggle"></button>
</div>
  <div class="content">
<aside class="sidebar">
  <div class="content">
    <div
      class="toc"
      data-title=""CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0"
      data-levels="5"
    >
      <div class="toc-menu"></div>
    </div>
    <div class="sidebar-links">
        <a href="https://github.com/riscv/riscv-isa-manual/issues/new" target="_blank" title="Issues">
          <svg
            xmlns="http://www.w3.org/2000/svg"
            height="24"
            viewBox="0 0 24 24"
            width="24"
          ><path
              d="m16 2.012 3 3L16.713 7.3l-3-3zM4 14v3h3l8.299-8.287-3-3zm0 6h16v2H4z"
            ></path></svg>
          Report a Problem
        </a>
        <a href="https://github.com/riscv/riscv-isa-manual" target="_blank" title="GitHub">
          <svg
            xmlns="http://www.w3.org/2000/svg"
            height="512px"
            id="Layer_1"
            version="1.1"
            viewBox="0 0 512 512"
            width="512px"
          ><style type="text/css">< .st0{fill-rule:evenodd;clip-rule:evenodd;}
              ]]></style><g><path
                class="st0"
                d="M256,32C132.3,32,32,134.8,32,261.7c0,101.5,64.2,187.5,153.2,217.9c11.2,2.1,15.3-5,15.3-11.1   c0-5.5-0.2-19.9-0.3-39.1c-62.3,13.9-75.5-30.8-75.5-30.8c-10.2-26.5-24.9-33.6-24.9-33.6c-20.3-14.3,1.5-14,1.5-14   c22.5,1.6,34.3,23.7,34.3,23.7c20,35.1,52.4,25,65.2,19.1c2-14.8,7.8-25,14.2-30.7c-49.7-5.8-102-25.5-102-113.5   c0-25.1,8.7-45.6,23-61.6c-2.3-5.8-10-29.2,2.2-60.8c0,0,18.8-6.2,61.6,23.5c17.9-5.1,37-7.6,56.1-7.7c19,0.1,38.2,2.6,56.1,7.7   c42.8-29.7,61.5-23.5,61.5-23.5c12.2,31.6,4.5,55,2.2,60.8c14.3,16.1,23,36.6,23,61.6c0,88.2-52.4,107.6-102.3,113.3   c8,7.1,15.2,21.1,15.2,42.5c0,30.7-0.3,55.5-0.3,63c0,6.1,4,13.3,15.4,11C415.9,449.1,480,363.1,480,261.7   C480,134.8,379.7,32,256,32z"
              ></path></g></svg>
          GitHub Project
        </a>

        <div class="dropdown-toc">
          <a id="pdfDropdownButton" aria-haspopup="true" aria-expanded="false" class="sidebar-link" download>
            <span>Download PDFs</span>
            <svg class="chevron" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" aria-hidden="true">
              <polyline points="6 9 12 15 18 9"></polyline>
            </svg>
          </a>
          <ul id="pdfDropdownMenu" class="dropdown-menu" hidden>
              <li style="padding-left: 0px;"><a href="https://jjscheel.github.io/antora.riscv.org/reference/isa/_attachments/riscv-unprivileged.pdf" class="dropdown-item" target="_blank" rel="noopener noreferrer" style="color: #003262;" download>Unprivileged ISA</a></li>
              <li style="padding-left: 0px;"><a href="https://jjscheel.github.io/antora.riscv.org/reference/isa/_attachments/riscv-privileged.pdf" class="dropdown-item" target="_blank" rel="noopener noreferrer" style="color: #003262;" download>Privileged ISA</a></li>
          </ul>
        </div>
       <script>
  (function() {
    const btn = document.getElementById('pdfDropdownButton');
    const menu = document.getElementById('pdfDropdownMenu');

    // Toggle dropdown on button click
    btn.addEventListener('click', function(e) {
      e.preventDefault();
      const expanded = btn.getAttribute('aria-expanded') === 'true';
      btn.setAttribute('aria-expanded', !expanded);
      menu.hidden = expanded;
    });

    // Close dropdown when clicking outside
    document.addEventListener('click', function(e) {
      if (!btn.contains(e.target) && !menu.contains(e.target)) {
        btn.setAttribute('aria-expanded', 'false');
        menu.hidden = true;
        btn.focus(); // return focus to button
      }
    });

    // Close dropdown on Escape key press
    document.addEventListener('keydown', function(e) {
      if (e.key === 'Escape' || e.key === 'Esc') {
        btn.setAttribute('aria-expanded', 'false');
        menu.hidden = true;
        btn.focus();
      }
    });
  })();
</script>
    </div>
  </div>
</aside>
<article class="doc">
<div class="breadcrumbs-container">
  <nav class="breadcrumbs" aria-label="breadcrumbs">
    <ul>
      <li><a href="../index.html">ISA Specifications</a></li>
      <li>Volume I: RISC-V Unprivileged ISA Specification</li>
      <li><a href="cmo.html">"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0</a></li>
    </ul>
  </nav>
</div><h1 id="page-title" class="page">"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0</h1>
<div id="toc" class="toc">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#pseudocode-for-instruction-semantics">1. Pseudocode for instruction semantics</a></li>
<li><a href="#intro-cmo">2. Introduction</a></li>
<li><a href="#background">3. Background</a>
<ul class="sectlevel2">
<li><a href="#memory-caches">3.1. Memory and Caches</a></li>
<li><a href="#cache-block-operations">3.2. Cache-Block Operations</a></li>
</ul>
</li>
<li><a href="#coherent-agents-caches">4. Coherent Agents and Caches</a>
<ul class="sectlevel2">
<li><a href="#memory-ordering">4.1. Memory Ordering</a>
<ul class="sectlevel3">
<li><a href="#preserved-program-order">4.1.1. Preserved Program Order</a></li>
<li><a href="#load-values">4.1.2. Load Values</a></li>
</ul>
</li>
<li><a href="#traps">4.2. Traps</a>
<ul class="sectlevel3">
<li><a href="#illegal-instruction-and-virtual-instruction-exceptions">4.2.1. Illegal-Instruction and Virtual-Instruction Exceptions</a></li>
<li><a href="#page-fault-guest-page-fault-and-access-fault-exceptions">4.2.2. Page-Fault, Guest-Page-Fault, and Access-Fault Exceptions</a></li>
<li><a href="#address-misaligned-exceptions">4.2.3. Address-Misaligned Exceptions</a></li>
<li><a href="#breakpoint-exceptions-and-debug-mode-entry">4.2.4. Breakpoint Exceptions and Debug Mode Entry</a></li>
<li><a href="#hypervisor-extension">4.2.5. Hypervisor Extension</a></li>
</ul>
</li>
<li><a href="#effects-on-constrained-lrsc-loops">4.3. Effects on Constrained LR/SC Loops</a></li>
<li><a href="#software-discovery">4.4. Software Discovery</a></li>
</ul>
</li>
<li><a href="#csr_state">5. Control and Status Register State</a></li>
<li><a href="#extensions">6. Extensions</a>
<ul class="sectlevel2">
<li><a href="#Zicbom">6.1. Cache-Block Management Instructions</a></li>
<li><a href="#Zicboz">6.2. Cache-Block Zero Instructions</a></li>
<li><a href="#Zicbop">6.3. Cache-Block Prefetch Instructions</a></li>
</ul>
</li>
<li><a href="#insns">7. Instructions</a>
<ul class="sectlevel2">
<li><a href="#insns-cbo_clean">7.1. cbo.clean</a></li>
<li><a href="#insns-cbo_flush">7.2. cbo.flush</a></li>
<li><a href="#insns-cbo_inval">7.3. cbo.inval</a></li>
<li><a href="#insns-cbo_zero">7.4. cbo.zero</a></li>
<li><a href="#insns-prefetch_i">7.5. prefetch.i</a></li>
<li><a href="#insns-prefetch_r">7.6. prefetch.r</a></li>
<li><a href="#insns-prefetch_w">7.7. prefetch.w</a></li>
</ul>
</li>
</ul>
</div>
<div class="sect1">
<h2 id="pseudocode-for-instruction-semantics"><a class="anchor" href="#pseudocode-for-instruction-semantics"></a>1. Pseudocode for instruction semantics</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The semantics of each instruction in the <a href="#insns">Instructions</a> chapter is expressed in a
SAIL-like syntax.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="intro-cmo"><a class="anchor" href="#intro-cmo"></a>2. Introduction</h2>
<div class="sectionbody">
<div class="paragraph">
<p><em>Cache-management operation</em> (or <em>CMO</em>) instructions perform operations on
copies of data in the memory hierarchy. In general, CMO instructions operate on
cached copies of data, but in some cases, a CMO instruction may operate on
memory locations directly. Furthermore, CMO instructions are grouped by
operation into the following classes:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>A <em>management</em> instruction manipulates cached copies of data with respect to a
set of agents that can access the data</p>
</li>
<li>
<p>A <em>zero</em> instruction zeros out a range of memory locations, potentially
allocating cached copies of data in one or more caches</p>
</li>
<li>
<p>A <em>prefetch</em> instruction indicates to hardware that data at a given memory
location may be accessed in the near future, potentially allocating cached
copies of data in one or more caches</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>This document introduces a base set of CMO ISA extensions that operate
specifically on cache blocks or the memory locations corresponding to a cache
block; these are known as <em>cache-block operation</em> (or <em>CBO</em>) instructions. Each
of the above classes of instructions represents an extension in this
specification:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>The <em>Zicbom</em> extension defines a set of cache-block management instructions:
<code>CBO.INVAL</code>, <code>CBO.CLEAN</code>,  and <code>CBO.FLUSH</code></p>
</li>
<li>
<p>The <em>Zicboz</em> extension defines a cache-block zero instruction: <code>CBO.ZERO</code></p>
</li>
<li>
<p>The <em>Zicbop</em> extension defines a set of cache-block prefetch instructions:
<code>PREFETCH.R</code>, <code>PREFETCH.W</code>, and <code>PREFETCH.I</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The execution behavior of the above instructions is also modified by CSR state
added by this specification.</p>
</div>
<div class="paragraph">
<p>The remainder of this document provides general background information on CMO
instructions and describes each of the above ISA extensions.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The term CMO encompasses all operations on caches or resources related to
caches. The term CBO represents a subset of CMOs that operate only on cache
blocks. The first CMO extensions only define CBOs.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="background"><a class="anchor" href="#background"></a>3. Background</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This chapter provides information common to all CMO extensions.</p>
</div>
<div class="sect2">
<h3 id="memory-caches"><a class="anchor" href="#memory-caches"></a>3.1. Memory and Caches</h3>
<div class="paragraph">
<p>A <em>memory location</em> is a physical resource in a system uniquely identified by a
<em>physical address</em>. An <em>agent</em> is a logic block, such as a RISC-V hart,
accelerator, I/O device, etc., that can access a given memory location.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>A given agent may not be able to access all memory locations in a system, and
two different agents may or may not be able to access the same set of memory
locations.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A <em>load operation</em> (or <em>store operation</em>) is performed by an agent to consume
(or modify) the data at a given memory location. Load and store operations are
performed as a result of explicit memory accesses to that memory location.
Additionally, a <em>read transfer</em> from memory fetches the data at the memory
location, while a <em>write transfer</em> to memory updates the data at the memory
location.</p>
</div>
<div class="paragraph">
<p>A <em>cache</em> is a structure that buffers copies of data to reduce average memory
latency. Any number of caches may be interspersed between an agent and a memory
location, and load and store operations from an agent may be satisfied by a
cache instead of the memory location.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>Load and store operations are decoupled from read and write transfers by
caches. For example, a load operation may be satisfied by a cache without
performing a read transfer from memory, or a store operation may be satisfied by
a cache that first performs a read transfer from memory.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Caches organize copies of data into <em>cache blocks</em>, each of which represents a
contiguous, naturally aligned power-of-two (or <em>NAPOT</em>) range of memory
locations. A cache block is identified by any of the physical addresses corresponding to
the underlying memory locations. The capacity and organization of a cache and
the size of a cache block are both <em>implementation-specific</em>, and the execution
environment provides software a means to discover information about the caches
and cache blocks in a system. In the initial set of CMO extensions, the size of
a cache block shall be uniform throughout the system.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>In future CMO extensions, the requirement for a uniform cache block size may be
relaxed.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Implementation techniques such as speculative execution or hardware prefetching
may cause a given cache to allocate or deallocate a copy of a cache block at any
time, provided the corresponding physical addresses are accessible according to
the supported access type PMA and are cacheable according to the cacheability
PMA. Allocating a copy of a cache block results in a read transfer from another
cache or from memory, while deallocating a copy of a cache block may result in a
write transfer to another cache or to memory depending on whether the data in
the copy were modified by a store operation. Additional details are discussed in
<a href="#coherent-agents-caches">Coherent Agents and Caches</a>.</p>
</div>
</div>
<div class="sect2">
<h3 id="cache-block-operations"><a class="anchor" href="#cache-block-operations"></a>3.2. Cache-Block Operations</h3>
<div class="paragraph">
<p>A CBO instruction causes one or more operations to be performed on the cache
blocks identified by the instruction. In general, a CBO instruction may identify
one or more cache blocks; however, in the initial set of CMO extensions, CBO
instructions identify a single cache block only.</p>
</div>
<div class="paragraph">
<p>A cache-block management instruction performs one of the following operations,
relative to the copy of a given cache block allocated in a given cache:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>An <em>invalidate operation</em> deallocates the copy of the cache block</p>
</li>
<li>
<p>A <em>clean operation</em> performs a write transfer to another cache or to memory if
the data in the copy of the cache block have been modified by a store
operation</p>
</li>
<li>
<p>A <em>flush operation</em> atomically performs a clean operation followed by an
invalidate operation</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Additional details, including the actual operation performed by a given
cache-block management instruction, are described in <a href="#Zicbom">Cache-Block Management Instructions</a>.</p>
</div>
<div class="paragraph">
<p>A cache-block zero instruction performs a set of store operations that write
zeros to the set of bytes corresponding to a cache block. Unless specified
otherwise, the store operations generated by a cache-block zero instruction have
the same general properties and behaviors that other store instructions in the
architecture have. An implementation may or may not update the entire set of
bytes atomically with a single store operation. Additional details are described
in <a href="#Zicboz">Cache-Block Zero Instructions</a>.</p>
</div>
<div class="paragraph">
<p>A cache-block prefetch instruction is a HINT to the hardware that software
expects to perform a particular type of memory access in the near future.
Additional details are described in <a href="#Zicbop">Cache-Block Prefetch Instructions</a>.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="coherent-agents-caches"><a class="anchor" href="#coherent-agents-caches"></a>4. Coherent Agents and Caches</h2>
<div class="sectionbody">
<div class="paragraph">
<p>For a given memory location, a <em>set of coherent agents</em> consists of the agents
for which all of the following hold:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Store operations from all agents in the set appear to be serialized with
respect to each other</p>
</li>
<li>
<p>Store operations from all agents in the set eventually appear to all other
agents in the set</p>
</li>
<li>
<p>A load operation from an agent in the set returns data from a store operation
from an agent in the set (or from the initial data in memory)</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The coherent agents within such a set shall access a given memory location with
the same physical address and the same physical memory attributes; however, if
the coherence PMA for a given agent indicates a given memory location is not
coherent, that agent shall not be a member of a set of coherent agents with any
other agent for that memory location and shall be the sole member of a set of
coherent agents consisting of itself.</p>
</div>
<div class="paragraph">
<p>An agent who is a member of a set of coherent agents is said to be <em>coherent</em>
with respect to the other agents in the set. On the other hand, an agent who is
<em>not</em> a member is said to be <em>non-coherent</em> with respect to the agents in the
set.</p>
</div>
<div class="paragraph">
<p>Caches introduce the possibility that multiple copies of a given cache block may
be present in a system at the same time. An <em>implementation-specific</em> mechanism
keeps these copies coherent with respect to the load and store operations from
the agents in the set of coherent agents. Additionally, if a coherent agent in
the set executes a CBO instruction that specifies the cache block, the resulting
operation shall apply to any and all of the copies in the caches that can be
accessed by the load and store operations from the coherent agents.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>An operation from a CBO instruction is defined to operate only on the copies of
a cache block that are cached in the caches accessible by the explicit memory
accesses performed by the set of coherent agents. This includes copies of a
cache block in caches that are accessed only indirectly by load and store
operations, e.g. coherent instruction caches.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The set of caches subject to the above mechanism form a <em>set of coherent
caches</em>, and each coherent cache has the following behaviors, assuming all
operations are performed by the agents in a set of coherent agents:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>A coherent cache is permitted to allocate and deallocate copies of a cache
block and perform read and write transfers as described in <a href="#memory-caches">Memory and Caches</a></p>
</li>
<li>
<p>A coherent cache is permitted to perform a write transfer to memory provided
that a store operation has modified the data in the cache block since the most
recent invalidate, clean, or flush operation on the cache block</p>
</li>
<li>
<p>At least one coherent cache is responsible for performing a write transfer to
memory once a store operation has modified the data in the cache block until
the next invalidate, clean, or flush operation on the cache block, after which
no coherent cache is responsible (or permitted) to perform a write transfer to
memory until the next store operation has modified the data in the cache block</p>
</li>
<li>
<p>A coherent cache is required to perform a write transfer to memory if a store
operation has modified the data in the cache block since the most recent
invalidate, clean, or flush operation on the cache block and if the next clean
or flush operation requires a write transfer to memory</p>
</li>
</ul>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The above restrictions ensure that a "clean" copy of a cache block, fetched by
a read transfer from memory and unmodified by a store operation, cannot later
overwrite the copy of the cache block in memory updated by a write transfer to
memory from a non-coherent agent.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A non-coherent agent may initiate a cache-block operation that operates on the
set of coherent caches accessed by a set of coherent agents. The mechanism to
perform such an operation is <em>implementation-specific</em>.</p>
</div>
<div class="sect2">
<h3 id="memory-ordering"><a class="anchor" href="#memory-ordering"></a>4.1. Memory Ordering</h3>
<div class="sect3">
<h4 id="preserved-program-order"><a class="anchor" href="#preserved-program-order"></a>4.1.1. Preserved Program Order</h4>
<div class="paragraph">
<p>The preserved program order (abbreviated <em>PPO</em>) rules are defined by the RVWMO
memory ordering model. How the operations resulting from CMO instructions fit
into these rules is described below.</p>
</div>
<div class="paragraph">
<p>For cache-block management instructions, the resulting invalidate, clean, and
flush operations behave as stores in the PPO rules subject to one additional
overlapping address rule. Specifically, if <em>a</em> precedes <em>b</em> in program order,
then <em>a</em> will precede <em>b</em> in the global memory order if:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><em>a</em> is an invalidate, clean, or flush, <em>b</em> is a load, and <em>a</em> and <em>b</em> access
overlapping memory addresses</p>
</li>
</ul>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The above rule ensures that a subsequent load in program order never appears
in the global memory order before a preceding invalidate, clean, or flush
operation to an overlapping address.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Additionally, invalidate, clean, and flush operations are classified as W or O
(depending on the physical memory attributes for the corresponding physical
addresses) for the purposes of predecessor and successor sets in <code>FENCE</code>
instructions. These operations are <em>not</em> ordered by other instructions that
order stores, e.g. <code>FENCE.I</code> and <code>SFENCE.VMA</code>.</p>
</div>
<div class="paragraph">
<p>For cache-block zero instructions, the resulting store operations behave as
stores in the PPO rules and are ordered by other instructions that order stores.</p>
</div>
<div class="paragraph">
<p>Finally, for cache-block prefetch instructions, the resulting operations are
<em>not</em> ordered by the PPO rules nor are they ordered by any other ordering
instructions.</p>
</div>
</div>
<div class="sect3">
<h4 id="load-values"><a class="anchor" href="#load-values"></a>4.1.2. Load Values</h4>
<div class="paragraph">
<p>An invalidate operation may change the set of values that can be returned by a
load. In particular, an additional condition is added to the Load Value Axiom:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>If an invalidate operation <em>i</em> precedes a load <em>r</em> and operates on a byte <em>x</em>
returned by <em>r</em>, and no store to <em>x</em> appears between <em>i</em> and <em>r</em> in program
order or in the global memory order, then <em>r</em> returns any of the following
values for <em>x</em>:</p>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>If no clean or flush operations on <em>x</em> precede <em>i</em> in the global memory order,
either the initial value of <em>x</em> or the value of any store to <em>x</em> that precedes
<em>i</em></p>
</li>
<li>
<p>If no store to <em>x</em> precedes a clean or flush operation on <em>x</em> in the global
memory order and if the clean or flush operation on <em>x</em> precedes <em>i</em> in the
global memory order, either the initial value of <em>x</em> or the value of any store
to <em>x</em> that precedes <em>i</em></p>
</li>
<li>
<p>If a store to <em>x</em> precedes a clean or flush operation on <em>x</em> in the global
memory order and if the clean or flush operation on <em>x</em> precedes <em>i</em> in the
global memory order, either the value of the latest store to <em>x</em> that precedes
the latest clean or flush operation on <em>x</em> or the value of any store to <em>x</em>
that both precedes <em>i</em> and succeeds the latest clean or flush operation on <em>x</em>
that precedes <em>i</em></p>
</li>
<li>
<p>The value of any store to <em>x</em> by a non-coherent agent regardless of the above
conditions</p>
</li>
</ol>
</div>
</li>
</ul>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The first three bullets describe the possible load values at different points
in the global memory order relative to clean or flush operations. The final
bullet implies that the load value may be produced by a non-coherent agent at
any time.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="traps"><a class="anchor" href="#traps"></a>4.2. Traps</h3>
<div class="paragraph">
<p>Execution of certain CMO instructions may result in traps due to CSR state,
described in the <a href="#csr_state">Control and Status Register State</a> section, or due to the address translation and
protection mechanisms. The trapping behavior of CMO instructions is described in
the following sections.</p>
</div>
<div class="sect3">
<h4 id="illegal-instruction-and-virtual-instruction-exceptions"><a class="anchor" href="#illegal-instruction-and-virtual-instruction-exceptions"></a>4.2.1. Illegal-Instruction and Virtual-Instruction Exceptions</h4>
<div class="paragraph">
<p>Cache-block management instructions and cache-block zero instructions may raise
illegal-instruction exceptions or virtual-instruction exceptions depending on
the current privilege mode and the state of the CMO control registers described
in the <a href="#csr_state">Control and Status Register State</a> section.</p>
</div>
<div class="paragraph">
<p>Cache-block prefetch instructions raise neither illegal-instruction exceptions
nor virtual-instruction exceptions.</p>
</div>
</div>
<div class="sect3">
<h4 id="page-fault-guest-page-fault-and-access-fault-exceptions"><a class="anchor" href="#page-fault-guest-page-fault-and-access-fault-exceptions"></a>4.2.2. Page-Fault, Guest-Page-Fault, and Access-Fault Exceptions</h4>
<div class="paragraph">
<p>Similar to load and store instructions, CMO instructions are explicit memory
access instructions that compute an effective address. The effective address is
ultimately translated into a physical address based on the privilege mode and
the enabled translation mechanisms, and the CMO extensions impose the following
constraints on the physical addresses in a given cache block:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>The PMP access control bits shall be the same for <em>all</em> physical addresses in
the cache block, and if write permission is granted by the PMP access control
bits, read permission shall also be granted</p>
</li>
<li>
<p>The PMAs shall be the same for <em>all</em> physical addresses in the cache block,
and if write permission is granted by the supported access type PMAs, read
permission shall also be granted</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>If the above constraints are not met, the behavior of a CBO instruction is
UNSPECIFIED.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>This specification assumes that the above constraints will typically be met for
main memory regions and may be met for certain I/O regions.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Additionally, for the purposes of PMP and PMA checks, the access size of a CMO
instruction equals the size of the cache block accessed by the instruction.</p>
</div>
<div class="paragraph">
<p>The Zicboz extension introduces an additional supported access type PMA for
cache-block zero instructions. Main memory regions are required to support
accesses by cache-block zero instructions; however, I/O regions may specify
whether accesses by cache-block zero instructions are supported.</p>
</div>
<div class="paragraph">
<p>A cache-block management instruction is permitted to access the specified cache
block whenever a load instruction or store instruction is permitted to access
the corresponding physical addresses. If neither a load instruction nor store
instruction is permitted to access the physical addresses, but an instruction
fetch is permitted to access the physical addresses, whether a cache-block
management instruction is permitted to access the cache block is UNSPECIFIED. If
access to the cache block is not permitted, a cache-block management instruction
raises a store page-fault or store guest-page-fault exception if address
translation does not permit any access or raises a store access-fault exception
otherwise. During address translation, the instruction also checks the accessed
bit and may either raise an exception or set the bit as required.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The interaction between cache-block management instructions and instruction
fetches will be specified in a future extension.</em></p>
</div>
<div class="paragraph">
<p><em>As implied by omission, a cache-block management instruction does not check the
dirty bit and neither raises an exception nor sets the bit.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A cache-block zero instruction is permitted to access the specified cache block
whenever a store instruction is permitted to access the corresponding physical
addresses and when the PMAs indicate that cache-block zero instructions are a
supported access type. If access to the cache block is not permitted, a
cache-block zero instruction raises a store page-fault or store guest-page-fault
exception if address translation does not permit write access or raises a store
access-fault exception otherwise. During address translation, the instruction
also checks the accessed and dirty bits and may either raise an exception or set
the bits as required.</p>
</div>
<div class="paragraph">
<p>A cache-block prefetch instruction is permitted to access the specified cache
block whenever a load instruction, store instruction, or instruction fetch is
permitted to access the corresponding physical addresses. If access to the cache
block is not permitted, a cache-block prefetch instruction does not raise any
exceptions and shall not access any caches or memory. During address
translation, the instruction does <em>not</em> check the accessed and dirty bits and
neither raises an exception nor sets the bits.</p>
</div>
<div class="paragraph">
<p>When a page-fault, guest-page-fault, or access-fault exception is taken, the
relevant *tval CSR is written with the faulting effective address (i.e. the
value of <em>rs1</em>).</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>Like a load or store instruction, a CMO instruction may or may not be permitted
to access a cache block based on the states of the <code>MPRV</code>, <code>MPV</code>, and <code>MPP</code> bits
in <code>mstatus</code> and the <code>SUM</code> and <code>MXR</code> bits in <code>mstatus</code>, <code>sstatus</code>, and
<code>vsstatus</code>.</em></p>
</div>
<div class="paragraph">
<p><em>This specification expects that implementations will process cache-block
management instructions like store/AMO instructions, so store/AMO exceptions are
appropriate for these instructions, regardless of the permissions required.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="address-misaligned-exceptions"><a class="anchor" href="#address-misaligned-exceptions"></a>4.2.3. Address-Misaligned Exceptions</h4>
<div class="paragraph">
<p>CMO instructions do <em>not</em> generate address-misaligned exceptions.</p>
</div>
</div>
<div class="sect3">
<h4 id="breakpoint-exceptions-and-debug-mode-entry"><a class="anchor" href="#breakpoint-exceptions-and-debug-mode-entry"></a>4.2.4. Breakpoint Exceptions and Debug Mode Entry</h4>
<div class="paragraph">
<p>Unless otherwise defined by the debug architecture specification, the behavior
of trigger modules with respect to CMO instructions is UNSPECIFIED.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>For the Zicbom, Zicboz, and Zicbop extensions, this specification recommends
the following common trigger module behaviors:</em></p>
</div>
<div class="ulist">
<ul>
<li>
<p>Type 6 address match triggers, i.e. <code>tdata1.type=6</code> and <code>mcontrol6.select=0</code>,
should be supported</p>
</li>
<li>
<p>Type 2 address/data match triggers, i.e. <code>tdata1.type=2</code>, should be
unsupported</p>
</li>
<li>
<p>The size of a memory access equals the size of the cache block accessed, and
the compare values follow from the addresses of the NAPOT memory region
corresponding to the cache block containing the effective address</p>
</li>
<li>
<p>Unless an encoding for a cache block is added to the <code>mcontrol6.size</code> field,
an address trigger should only match a memory access from a CBO instruction if
<code>mcontrol6.size=0</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p><em>If the Zicbom extension is implemented, this specification recommends the
following additional trigger module behaviors:</em></p>
</div>
<div class="ulist">
<ul>
<li>
<p>Implementing address match triggers should be optional</p>
</li>
<li>
<p>Type 6 data match triggers, i.e. <code>tdata1.type=6</code> and <code>mcontrol6.select=1</code>,
should be unsupported</p>
</li>
<li>
<p>Memory accesses are considered to be stores, i.e. an address trigger matches
only if <code>mcontrol6.store=1</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p><em>If the Zicboz extension is implemented, this specification recommends the
following additional trigger module behaviors:</em></p>
</div>
<div class="ulist">
<ul>
<li>
<p>Implementing address match triggers should be mandatory</p>
</li>
<li>
<p>Type 6 data match triggers, i.e. <code>tdata1.type=6</code> and <code>mcontrol6.select=1</code>,
should be supported, and implementing these triggers should be optional</p>
</li>
<li>
<p>Memory accesses are considered to be stores, i.e. an address trigger matches
only if <code>mcontrol6.store=1</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p><em>If the Zicbop extension is implemented, this specification recommends the
following additional trigger module behaviors:</em></p>
</div>
<div class="ulist">
<ul>
<li>
<p>Implementing address match triggers should be optional</p>
</li>
<li>
<p>Type 6 data match triggers, i.e. <code>tdata1.type=6</code> and <code>mcontrol6.select=1</code>,
should be unsupported</p>
</li>
<li>
<p>Memory accesses may be considered to be loads or stores depending on the
implementation, i.e. whether an address trigger matches on these instructions
when <code>mcontrol6.load=1</code> or <code>mcontrol6.store=1</code> is <em>implementation-specific</em></p>
</li>
</ul>
</div>
<div class="paragraph">
<p><em>This specification also recommends that the behavior of trigger modules with
respect to the Zicboz extension should be defined in version 1.0 of the debug
architecture specification. The behavior of trigger modules with respect to the
Zicbom and Zicbop extensions is expected to be defined in future extensions.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="hypervisor-extension"><a class="anchor" href="#hypervisor-extension"></a>4.2.5. Hypervisor Extension</h4>
<div class="paragraph">
<p>For the purposes of writing the <code>mtinst</code> or <code>htinst</code> register on a trap, the
following standard transformation is defined for cache-block management
instructions and cache-block zero instructions:</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UlDPL0jOT0lVr9VByJrCZQ0qDBSQZYwR-tJK85JLjHHrQ5YwNNJBWJdalFiSmZ8H0hlbCwBz3i0H" alt="svg">
</div>
</div>
<div class="paragraph">
<p>The <code>operation</code> field corresponds to the 12 most significant bits of the
trapping instruction.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>As described in the hypervisor extension, a zero may be written into <code>mtinst</code>
or <code>htinst</code> instead of the standard transformation defined above.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="effects-on-constrained-lrsc-loops"><a class="anchor" href="#effects-on-constrained-lrsc-loops"></a>4.3. Effects on Constrained LR/SC Loops</h3>
<div class="paragraph">
<p>The following event is added to the list of events that satisfy the eventuality
guarantee provided by constrained LR/SC loops, as defined in the A extension:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Some other hart executes a cache-block management instruction or a cache-block
zero instruction to the reservation set of the LR instruction in <em>H</em>'s
constrained LR/SC loop.</p>
</li>
</ul>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The above event has been added to accommodate cache coherence protocols that
cannot distinguish between invalidations for stores and invalidations for
cache-block management operations.</em></p>
</div>
<div class="paragraph">
<p><em>Aside from the above event, CMO instructions neither change the properties of
constrained LR/SC loops nor modify the eventuality guarantee provided by them.
For example, executing a CMO instruction may cause a constrained LR/SC loop on
any hart to fail periodically or may cause a unconstrained LR/SC sequence on the
same hart to fail always. Additionally, executing a cache-block prefetch
instruction does not impact the eventuality guarantee provided by constrained
LR/SC loops executed on any hart.</em></p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="software-discovery"><a class="anchor" href="#software-discovery"></a>4.4. Software Discovery</h3>
<div class="paragraph">
<p>The initial set of CMO extensions requires the following information to be
discovered by software:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>The size of the cache block for management and prefetch instructions</p>
</li>
<li>
<p>The size of the cache block for zero instructions</p>
</li>
<li>
<p>CBIE support at each privilege level</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Other general cache characteristics may also be specified in the discovery
mechanism.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="csr_state"><a class="anchor" href="#csr_state"></a>5. Control and Status Register State</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Three CSRs control the execution of CMO instructions:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>menvcfg</code></p>
</li>
<li>
<p><code>senvcfg</code></p>
</li>
<li>
<p><code>henvcfg</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The <code>senvcfg</code> register is used by all supervisor modes, including VS-mode. A
hypervisor is responsible for saving and restoring <code>senvcfg</code> on guest context
switches. The <code>henvcfg</code> register is only present if the H-extension is
implemented and enabled.</p>
</div>
<div class="paragraph">
<p>Each <code>xenvcfg</code> register (where <code>x</code> is <code>m</code>, <code>s</code>, or <code>h</code>) has the following
generic format:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 1. Generic Format for xenvcfg CSRs</caption>
<colgroup>
<col style="width: 10%;">
<col style="width: 10%;">
<col style="width: 80%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">Bits</th>
<th class="tableblock halign-center valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">[5:4]</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>CBIE</code></p></td>
<td class="tableblock halign-left valign-top"><div class="content"><div class="paragraph">
<p>Cache Block Invalidate instruction Enable.  <strong>WARL</strong>.</p>
</div>
<div class="paragraph">
<p>Enables the execution of the cache block invalidate instruction, <code>CBO.INVAL</code>, in
a lower privilege mode:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>00</code>: The instruction raises an illegal-instruction or virtual-instruction
exception</p>
</li>
<li>
<p><code>01</code>: The instruction is executed and performs a flush operation</p>
</li>
<li>
<p><code>10</code>: <em>Reserved</em></p>
</li>
<li>
<p><code>11</code>: The instruction is executed and performs an invalidate operation</p>
</li>
</ul>
</div></div></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">[6]</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>CBCFE</code></p></td>
<td class="tableblock halign-left valign-top"><div class="content"><div class="paragraph">
<p>Cache Block Clean and Flush instruction Enable</p>
</div>
<div class="paragraph">
<p>Enables the execution of the cache block clean instruction, <code>CBO.CLEAN</code>, and the
cache block flush instruction, <code>CBO.FLUSH</code>, in a lower privilege mode:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>0</code>: The instruction raises an illegal-instruction or virtual-instruction
exception</p>
</li>
<li>
<p><code>1</code>: The instruction is executed</p>
</li>
</ul>
</div></div></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">[7]</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>CBZE</code></p></td>
<td class="tableblock halign-left valign-top"><div class="content"><div class="paragraph">
<p>Cache Block Zero instruction Enable</p>
</div>
<div class="paragraph">
<p>Enables the execution of the cache block zero instruction, <code>CBO.ZERO</code>, in a
lower privilege mode:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>0</code>: The instruction raises an illegal-instruction or virtual-instruction
exception</p>
</li>
<li>
<p><code>1</code>: The instruction is executed</p>
</li>
</ul>
</div></div></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>The xenvcfg registers control CBO instruction execution based on the current
privilege mode and the state of the appropriate CSRs, as detailed below.</p>
</div>
<div class="paragraph">
<p>A <code>CBO.INVAL</code> instruction executes or raises either an illegal-instruction
exception or a virtual-instruction exception based on the state of the
<code>xenvcfg.CBIE</code> fields:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">// illegal-instruction exceptions
if (((priv_mode != M) &amp;&amp; (menvcfg.CBIE == 00)) ||
    ((priv_mode == U) &amp;&amp; (senvcfg.CBIE == 00)))
{
  &lt;raise illegal-instruction exception&gt;
}
// virtual-instruction exceptions
else if (((priv_mode == VS) &amp;&amp; (henvcfg.CBIE == 00)) ||
         ((priv_mode == VU) &amp;&amp; ((henvcfg.CBIE == 00) || (senvcfg.CBIE == 00))))
{
  &lt;raise virtual-instruction exception&gt;
}
// execute instruction
else
{
  if (((priv_mode != M) &amp;&amp; (menvcfg.CBIE == 01)) ||
      ((priv_mode == U) &amp;&amp; (senvcfg.CBIE == 01)) ||
      ((priv_mode == VS) &amp;&amp; (henvcfg.CBIE == 01)) ||
      ((priv_mode == VU) &amp;&amp; ((henvcfg.CBIE == 01) || (senvcfg.CBIE == 01))))
  {
    &lt;execute CBO.INVAL and perform flush operation&gt;
  }
  else
  {
    &lt;execute CBO.INVAL and perform invalidate operation&gt;
  }
}</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>Until a modified cache block has updated memory, a <code>CBO.INVAL</code> instruction may
expose stale data values in memory if the CSRs are programmed to perform an
invalidate operation. This behavior may result in a security hole if lower
privileged level software performs an invalidate operation and accesses
sensitive information in memory.</em></p>
</div>
<div class="paragraph">
<p><em>To avoid such holes, higher privileged level software must perform either a
clean or flush operation on the cache block before permitting lower privileged
level software to perform an invalidate operation on the block. Alternatively,
higher privileged level software may program the CSRs so that <code>CBO.INVAL</code>
either traps or performs a flush operation in a lower privileged level.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A <code>CBO.CLEAN</code> or <code>CBO.FLUSH</code> instruction executes or raises an illegal
instruction or virtual-instruction exception based on the state of the
<code>xenvcfg.CBCFE</code> bits:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">// illegal-instruction exceptions
if (((priv_mode != M) &amp;&amp; !menvcfg.CBCFE) ||
    ((priv_mode == U) &amp;&amp; !senvcfg.CBCFE))
{
  &lt;raise illegal-instruction exception&gt;
}
// virtual-instruction exceptions
else if (((priv_mode == VS) &amp;&amp; !henvcfg.CBCFE) ||
         ((priv_mode == VU) &amp;&amp; !(henvcfg.CBCFE &amp;&amp; senvcfg.CBCFE)))
{
  &lt;raise virtual-instruction exception&gt;
}
// execute instruction
else
{
  &lt;execute CBO.CLEAN or CBO.FLUSH&gt;
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>Finally, a <code>CBO.ZERO</code> instruction executes or raises an illegal-instruction or
virtual-instruction exception based on the state of the <code>xenvcfg.CBZE</code> bits:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">// illegal-instruction exceptions
if (((priv_mode != M) &amp;&amp; !menvcfg.CBZE) ||
    ((priv_mode == U) &amp;&amp; !senvcfg.CBZE))
{
  &lt;raise illegal-instruction exception&gt;
}
// virtual-instruction exceptions
else if (((priv_mode == VS) &amp;&amp; !henvcfg.CBZE) ||
         ((priv_mode == VU) &amp;&amp; !(henvcfg.CBZE &amp;&amp; senvcfg.CBZE)))
{
  &lt;raise virtual-instruction exception&gt;
}
// execute instruction
else
{
  &lt;execute CBO.ZERO&gt;
}</code></pre>
</div>
</div>
<div class="paragraph">
<p>Each <code>xenvcfg</code> register is WARL; however, software should determine the legal
values from the execution environment discovery mechanism.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="extensions"><a class="anchor" href="#extensions"></a>6. Extensions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>CMO instructions are defined in the following extensions:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><a href="#Zicbom">Cache-Block Management Instructions</a></p>
</li>
<li>
<p><a href="#Zicboz">Cache-Block Zero Instructions</a></p>
</li>
<li>
<p><a href="#Zicbop">Cache-Block Prefetch Instructions</a></p>
</li>
</ul>
</div>
<div class="sect2">
<h3 id="Zicbom"><a class="anchor" href="#Zicbom"></a>6.1. Cache-Block Management Instructions</h3>
<div class="paragraph">
<p>Cache-block management instructions enable software running on a set of coherent
agents to communicate with a set of non-coherent agents by performing one of the
following operations:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>An invalidate operation makes data from store operations performed by a set of
non-coherent agents visible to the set of coherent agents at a point common to
both sets by deallocating all copies of a cache block from the set of coherent
caches up to that point</p>
</li>
<li>
<p>A clean operation makes data from store operations performed by the set of
coherent agents visible to a set of non-coherent agents at a point common to
both sets by performing a write transfer of a copy of a cache block to that
point provided a coherent agent performed a store operation that modified the
data in the cache block since the previous invalidate, clean, or flush
operation on the cache block</p>
</li>
<li>
<p>A flush operation atomically performs a clean operation followed by an
invalidate operation</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>In the Zicbom extension, the instructions operate to a point common to <em>all</em>
agents in the system. In other words, an invalidate operation ensures that store
operations from all non-coherent agents visible to agents in the set of coherent
agents, and a clean operation ensures that store operations from coherent agents
visible to all non-coherent agents.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>The Zicbom extension does not prohibit agents that fall outside of the above
architectural definition; however, software cannot rely on the defined cache
operations to have the desired effects with respect to those agents.</em></p>
</div>
<div class="paragraph">
<p><em>Future extensions may define different sets of agents for the purposes of
performance optimization.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>These instructions operate on the cache block whose effective address is
specified in <em>rs1</em>. The effective address is translated into a corresponding
physical address by the appropriate translation mechanisms.</p>
</div>
<div class="paragraph">
<p>The following instructions comprise the Zicbom extension:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.1428%;">
<col style="width: 7.1428%;">
<col style="width: 28.5714%;">
<col style="width: 57.143%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">RV32</th>
<th class="tableblock halign-center valign-top">RV64</th>
<th class="tableblock halign-left valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">cbo.clean <em>base</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-cbo_clean">Cache Block Clean</a></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">cbo.flush <em>base</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-cbo_flush">Cache Block Flush</a></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">cbo.inval <em>base</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-cbo_inval">Cache Block Invalidate</a></p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect2">
<h3 id="Zicboz"><a class="anchor" href="#Zicboz"></a>6.2. Cache-Block Zero Instructions</h3>
<div class="paragraph">
<p>Cache-block zero instructions store zeros to the set of bytes corresponding to a
cache block. An implementation may update the bytes in any order and with any
granularity and atomicity, including individual bytes.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>Cache-block zero instructions store zeros independently of whether data from
the underlying memory locations are cacheable. In addition, this specification
does not constrain how the bytes are written.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>These instructions operate on the cache block, or the memory locations
corresponding to the cache block, whose effective address is specified in <em>rs1</em>.
The effective address is translated into a corresponding physical address by the
appropriate translation mechanisms.</p>
</div>
<div class="paragraph">
<p>The following instructions comprise the Zicboz extension:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.1428%;">
<col style="width: 7.1428%;">
<col style="width: 28.5714%;">
<col style="width: 57.143%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">RV32</th>
<th class="tableblock halign-center valign-top">RV64</th>
<th class="tableblock halign-left valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">cbo.zero <em>base</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-cbo_zero">Cache Block Zero</a></p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect2">
<h3 id="Zicbop"><a class="anchor" href="#Zicbop"></a>6.3. Cache-Block Prefetch Instructions</h3>
<div class="paragraph">
<p>Cache-block prefetch instructions are HINTs to the hardware to indicate that
software intends to perform a particular type of memory access in the near
future. The types of memory accesses are instruction fetch, data read (i.e.
load), and data write (i.e. store).</p>
</div>
<div class="paragraph">
<p>These instructions operate on the cache block whose effective address is the sum
of the base address specified in <em>rs1</em> and the sign-extended offset encoded in
<em>imm[11:0]</em>, where <em>imm[4:0]</em> shall equal <code>0b00000</code>. The effective address is
translated into a corresponding physical address by the appropriate translation
mechanisms.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>Cache-block prefetch instructions are encoded as ORI instructions with rd equal
to <code>0b00000</code>; however, for the purposes of effective address calculation, this
field is also interpreted as imm[4:0] like a store instruction.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The following instructions comprise the Zicbop extension:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.1428%;">
<col style="width: 7.1428%;">
<col style="width: 28.5714%;">
<col style="width: 57.143%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">RV32</th>
<th class="tableblock halign-center valign-top">RV64</th>
<th class="tableblock halign-left valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">prefetch.i <em>offset</em>(<em>base</em>)</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-prefetch_i">Cache Block Prefetch for Instruction Fetch</a></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">prefetch.r <em>offset</em>(<em>base</em>)</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-prefetch_r">Cache Block Prefetch for Data Read</a></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">prefetch.w <em>offset</em>(<em>base</em>)</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-prefetch_w">Cache Block Prefetch for Data Write</a></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="insns"><a class="anchor" href="#insns"></a>7. Instructions</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="insns-cbo_clean"><a class="anchor" href="#insns-cbo_clean"></a>7.1. cbo.clean</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Perform a clean operation on a cache block</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>cbo.clean <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCocAOyFRJLSoqsFKLVfT2DnXV9XX3VYxVqdRDqTZHUG6DIGCPJGCGb5Ozkj9MQ9aJiQ3UduNKkxOJUNLWGQLPgFhoY6iAbq-fs4-roB9EQWwsAM4Q8tA==" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>cbo.clean</strong> instruction performs a clean operation on the cache block whose
effective address is the base address specified in <em>rs1</em>. The offset operand may
be omitted; otherwise, any expression that computes the offset shall evaluate to
zero. The instruction operates on the set of coherent caches accessed by the
agent executing the instruction.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>When executing a <strong>cbo.clean</strong> instruction, an implementation may instead perform
a flush operation, since the result of that operation is indistinguishable from
the sequence of performing a clean operation just before deallocating all cached
copies in the set of coherent caches.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cbo_flush"><a class="anchor" href="#insns-cbo_flush"></a>7.2. cbo.flush</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Perform a flush operation on a cache block</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>cbo.flush <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCocAOyFRJLSoqsFKLVfT2DnXV9XX3VYxVqdRDqTZHUG6DIGCPJGCGb5Ozkj9MQ9aJiQ3UduNKkxOJUNLWGQLPgFhoY6SAbq-fmExrsAdEQWwsANPU81A==" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>cbo.flush</strong> instruction performs a flush operation on the cache block whose
that contains the address specified in <em>rs1</em>. It is not required that <em>rs1</em> is
aligned to the size of a cache block. On faults, the faulting virtual address
is considered to be the value in rs1, rather than the base address of the cache
block. The instruction operates on the set of coherent caches accessed by the
agent executing the instruction.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>The assembly <em>offset</em> operand may be omitted. If it isn&#8217;t then any expression
that computes the offset shall evaluate to zero.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cbo_inval"><a class="anchor" href="#insns-cbo_inval"></a>7.3. cbo.inval</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Perform an invalidate operation on a cache block</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>cbo.inval <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCocAOyFRJLSoqsFKLVfT2DnXV9XX3VYxVqdRDqTZHUG6DIGCPJGCGb5Ozkj9MQ9aJiQ3UduNKkxOJUNLWGQLPgFhoY6CAbq-fpF-boA9EQWwsANHc8yg==" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>cbo.inval</strong> instruction performs an invalidate operation on the cache block
that contains the address specified in <em>rs1</em>. It is not required that <em>rs1</em> is
aligned to the size of a cache block. On faults, the faulting virtual address
is considered to be the value in rs1, rather than the base address of the cache
block. The instruction operates on the set of coherent caches accessed by the
agent executing the instruction.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>Depending on CSR programming, the instruction may perform a flush operation
instead of an invalidate operation.</p>
</div>
<div class="paragraph">
<p>The assembly <em>offset</em> operand may be omitted. If it isn&#8217;t then any expression
that computes the offset shall evaluate to zero.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>When executing a <strong>cbo.inval</strong> instruction, an implementation may instead perform
a flush operation, since the result of that operation is indistinguishable from
the sequence of performing a write transfer to memory just before performing an
invalidate operation.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-cbo_zero"><a class="anchor" href="#insns-cbo_zero"></a>7.4. cbo.zero</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Store zeros to the full set of bytes corresponding to a cache block</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>cbo.zero <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCocAOyFRJLSoqsFKLVfT2DnXV9XX3VYxVqdRDqTZHUG6DIGCPJGCGb5Ozkj9MQ9aJiQ3UduNKkxOJUNLWGQLPgFhqY6CAbqxflGgQ1O7YWAPiaPJQ=" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>cbo.zero</strong> instruction performs stores of zeros to the full set of bytes
corresponding to the cache block that contains the address specified in <em>rs1</em>.
It is not required that <em>rs1</em> is aligned to the size of a cache block. On
faults, the faulting virtual address is considered to be the value in rs1,
rather than the base address of the cache block. An implementation may or
may not update the entire set of bytes atomically.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>The assembly <em>offset</em> operand may be omitted. If it isn&#8217;t then any expression
that computes the offset shall evaluate to zero.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-prefetch_i"><a class="anchor" href="#insns-prefetch_i"></a>7.5. prefetch.i</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Provide a HINT to hardware that a cache block is likely to be accessed by an
instruction fetch in the near future</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>prefetch.i <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCoMDQGciAgsaSkyEohWt0_QNfT11c9VqFWB6HHFEmPAVwLXE9-Wlpxakm0iZVBLJpGYySNZpga_YM8cdqkXlRsqK6DpiEpsTiVNLcFBLm6uYY4e-ih2wQMB6hFmbm50YaGVqaxIOvQ_AQRB-uMrQUA0qlYhA==" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>prefetch.i</strong> instruction indicates to hardware that the cache block whose
effective address is the sum of the base address specified in <em>rs1</em> and the
sign-extended offset encoded in <em>imm[11:0]</em>, where <em>imm[4:0]</em> equals <code>0b00000</code>,
is likely to be accessed by an instruction fetch in the near future.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>An implementation may opt to cache a copy of the cache block in a cache
accessed by an instruction fetch in order to improve memory access latency, but
this behavior is not required.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-prefetch_r"><a class="anchor" href="#insns-prefetch_r"></a>7.6. prefetch.r</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Provide a HINT to hardware that a cache block is likely to be accessed by a data
read in the near future</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>prefetch.r <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCoMDQGciAgsaSkyEohWt0_QNfT11c9VqFWB6HHFEmPAVwLXE9-Wlpxakm0iZVBLJpGYySNZpga_YM8cdqkXlRsqK6DpiEpsTgVj9sMMa0ICHJ1cw1x9tALQtMHDAeoRZm5udGGhlamsSDr0PwEEQfrjK0FANVjWI4=" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>prefetch.r</strong> instruction indicates to hardware that the cache block whose
effective address is the sum of the base address specified in <em>rs1</em> and the
sign-extended offset encoded in <em>imm[11:0]</em>, where <em>imm[4:0]</em> equals <code>0b00000</code>,
is likely to be accessed by a data read (i.e. load) in the near future.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>An implementation may opt to cache a copy of the cache block in a cache
accessed by a data read in order to improve memory access latency, but this
behavior is not required.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="insns-prefetch_w"><a class="anchor" href="#insns-prefetch_w"></a>7.7. prefetch.w</h3>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Provide a HINT to hardware that a cache block is likely to be accessed by a data
write in the near future</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>prefetch.w <em>offset</em>(<em>base</em>)</p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUqhWSMosKbZSMNdRUMhLzE21UjCoMDQGciAgsaSkyEohWt0_QNfT11c9VqFWB6HHFEmPAVwLXE9-Wlpxakm0iZVBLJpGYySNZpga_YM8cdqkXlRsqK6DpiEpsTgVj9uMMa0ICHJ1cw1x9tALR9MHDAeoRZm5udGGhlamsSDr0PwEEQfrjK0FANdwWJU=" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>A <strong>prefetch.w</strong> instruction indicates to hardware that the cache block whose
effective address is the sum of the base address specified in <em>rs1</em> and the
sign-extended offset encoded in <em>imm[11:0]</em>, where <em>imm[4:0]</em> equals <code>0b00000</code>,
is likely to be accessed by a data write (i.e. store) in the near future.</p>
</dd>
</dl>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p><em>An implementation may opt to cache a copy of the cache block in a cache
accessed by a data write in order to improve memory access latency, but this
behavior is not required.</em></p>
</div>
</td>
</tr>
</table>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Operation</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlight"><code class="language-sail" data-lang="sail">TODO</code></pre>
</div>
</div>
</div>
</div>
</div>
<nav class="pagination">
  <span class="prev"><a href="ztso-st-ext.html">"Ztso" Extension for Total Store Ordering, Version 1.0</a></span>
  <span class="next"><a href="f-st-ext.html">"F" Extension for Single-Precision Floating-Point, Version 2.2</a></span>
</nav>
</article>  </div>
</main>
<div class="modal micromodal-slide" id="modal-versions" aria-hidden="true">
    <div class="modal__overlay" tabindex="-1" data-micromodal-close>
        <div class="modal__container" role="dialog" aria-modal="true">
            <main class="modal__content" id="modal-versions-content">
              <button data-micromodal-close class="modal-versions-close">
                <svg width="10px" height="10px" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 32 32"><defs><style>.cls-1h{fill:none;stroke:#000;stroke-linecap:round;stroke-linejoin:round;stroke-width:2px;}</style></defs><title/><g id="cross"><line class="cls-1h" x1="7" x2="25" y1="7" y2="25"/><line class="cls-1h" x1="7" x2="25" y1="25" y2="7"/></g></svg>
              </button>
                  <ul class="nav-versions">
                      <li class="component">
                        <div>
                          <a class="title" href="../index.html">ISA Specifications</a>
                        </div>                        <div class="version-item is-active">
                          <div>
                            <button class="version-toggle" type="button">
                              <span></span>
                              Published
                            </button>
                          </div>
                          <ul class="versions">
  <li class="version">
    <a href="cmo.html">
      Latest
    </a>
  </li>
  <li class="version">
    <a href="../v20240411/unpriv/cmo.html">
      Version: 20240411
    </a>
  </li>
</ul>                        </div>
                      </li>
                  </ul>
            </main>
        </div>
    </div>
</div>

</div>
<footer class="footer flex">
    <div id="RISC-V footer">
        <p class="smallest antialiased">Copyright © 2025 - <script>var d = new Date();
        document.write(d.getFullYear());</script> This document is released under a Creative Commons Attribution 4.0 International License.<span id="teconsent"></span></p>
    
    </div>

</footer>
<script src="../../_/js/vendor/import.js"></script>
<script src="../../_/js/site.js"></script>
<script async src="../../_/js/vendor/highlight.js"></script>
<script async src="../../_/js/vendor/spring-tabs.js" data-sync-storage-key="docs:preferred-tab"></script>
  </body>
</html>
