<stg><name>run_test</name>


<trans_list>

<trans id="150" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="9" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_2" val="0"/>
</and_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions

]]></Node>
<StgValue><ssdm name="n_regions_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:9 %regions_max_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_1_offset

]]></Node>
<StgValue><ssdm name="regions_max_1_offset_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:10 %regions_max_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_0_offset

]]></Node>
<StgValue><ssdm name="regions_max_0_offset_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:11 %regions_min_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_1_offset

]]></Node>
<StgValue><ssdm name="regions_min_1_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:12 %regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset

]]></Node>
<StgValue><ssdm name="regions_min_0_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:13 %p_read43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read43"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:14 %bubble_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bubble

]]></Node>
<StgValue><ssdm name="bubble_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:15 %tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_1_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:16 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:17 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_1_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:18 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:19 %br_ln458 = br i1 %bubble_read, void %for.body.i.preheader, void %return

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32">
<![CDATA[
for.body.i.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i.preheader:1 %store_ln76 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.preheader:2 %br_ln76 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:1 %icmp_ln76 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:3 %add_ln76 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:4 %br_ln76 = br i1 %icmp_ln76, void %for.body.i.split, void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="4">
<![CDATA[
for.body.i.split:1 %p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i4 %i_2

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:2 %cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split:3 %bitcast_ln79 = bitcast i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:4 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln79, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="32">
<![CDATA[
for.body.i.split:5 %trunc_ln79 = trunc i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i.split:6 %icmp_ln79 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.i.split:7 %icmp_ln79_1 = icmp_eq  i23 %trunc_ln79, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:9 %tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:10 %tmp_6 = fcmp_oeq  i32 %p_x_assign, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.rhs:0 %icmp_ln1073 = icmp_eq  i8 %n_regions_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:1 %br_ln55 = br i1 %icmp_ln1073, void %VITIS_LOOP_61_2.i.preheader, void %for.cond.cleanup.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_61_2.i.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_61_2.i.preheader:1 %store_ln1073 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln1073"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_61_2.i.preheader:2 %br_ln1073 = br void %VITIS_LOOP_61_2.i

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:0 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:2 %cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split:8 %or_ln79 = or i1 %icmp_ln79_1, i1 %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:9 %tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:10 %tmp_6 = fcmp_oeq  i32 %p_x_assign, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split:11 %or_ln79_2 = or i1 %tmp_4, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split:12 %and_ln79 = and i1 %or_ln79, i1 %or_ln79_2

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split:13 %or_ln79_1 = or i1 %and_ln79, i1 %cmp_i_i

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:14 %br_ln79 = br i1 %or_ln79_1, void %for.inc.i, void %return.loopexit58

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:0 %store_ln76 = store i4 %add_ln76, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:1 %br_ln76 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit58:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_61_2.i:0 %i_3 = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_61_2.i:1 %trunc_ln1073 = trunc i8 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln1073"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_61_2.i:2 %icmp_ln1073_1 = icmp_ult  i8 %i_3, i8 %n_regions_read

]]></Node>
<StgValue><ssdm name="icmp_ln1073_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_61_2.i:3 %add_ln55 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_61_2.i:4 %br_ln55 = br i1 %icmp_ln1073_1, void %for.cond.cleanup.i.loopexit, void %VITIS_LOOP_61_2.i.split

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_61_2.i.split:0 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_61_2.i.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_61_2.i.split:2 %tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_61_2.i.split:3 %zext_ln65 = zext i7 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_61_2.i.split:4 %add_ln65 = add i9 %tmp_13, i9 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
VITIS_LOOP_61_2.i.split:5 %tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_61_2.i.split:6 %zext_ln65_1 = zext i7 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_61_2.i.split:7 %add_ln65_1 = add i9 %tmp_12, i9 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
VITIS_LOOP_61_2.i.split:8 %tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_61_2.i.split:9 %zext_ln65_2 = zext i7 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_61_2.i.split:10 %add_ln65_2 = add i9 %tmp_11, i9 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
VITIS_LOOP_61_2.i.split:11 %tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_61_2.i.split:12 %zext_ln65_3 = zext i7 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_61_2.i.split:13 %add_ln65_3 = add i9 %tmp_5, i9 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
VITIS_LOOP_61_2.i.split:14 %tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_61_2.i.split:15 %br_ln61 = br void %for.body3.i.split

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup.i.loopexit:0 %br_ln0 = br void %for.cond.cleanup.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup.i:0 %br_ln55 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3.i.split:0 %j = phi i64 %add_ln61, void %for.inc.i4, i64 0, void %VITIS_LOOP_61_2.i.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="64">
<![CDATA[
for.body3.i.split:1 %trunc_ln65 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.i.split:2 %add_ln65_4 = add i12 %tmp_15, i12 %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
for.body3.i.split:3 %zext_ln65_4 = zext i12 %add_ln65_4

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:4 %regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.i.split:5 %add_ln65_5 = add i12 %tmp_16, i12 %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
for.body3.i.split:6 %zext_ln65_5 = zext i12 %add_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:7 %regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.i.split:8 %add_ln65_6 = add i12 %tmp_17, i12 %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.i.split:11 %add_ln65_7 = add i12 %tmp_18, i12 %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:16 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:17 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
for.body3.i.split:19 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i64, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i64 %j

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body3.i.split:35 %add_ln61 = add i64 %j, i64 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:16 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="12">
<![CDATA[
for.body3.i.split:17 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.i.split:18 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln1073

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.body3.i.split:20 %bitcast_ln65 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.i.split:21 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="32">
<![CDATA[
for.body3.i.split:22 %trunc_ln65_1 = trunc i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.i.split:26 %icmp_ln65 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.i.split:27 %icmp_ln65_1 = icmp_eq  i23 %trunc_ln65_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.i.split:33 %tmp_9 = fcmp_ole  i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
for.body3.i.split:9 %zext_ln65_6 = zext i12 %add_ln65_6

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:10 %regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
for.body3.i.split:12 %zext_ln65_7 = zext i12 %add_ln65_7

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.i.split:13 %regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body3.i.split:14 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.i.split:15 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.body3.i.split:23 %bitcast_ln65_1 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln65_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.i.split:24 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="32">
<![CDATA[
for.body3.i.split:25 %trunc_ln65_2 = trunc i32 %bitcast_ln65_1

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:28 %or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.i.split:29 %icmp_ln65_2 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln65_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.i.split:30 %icmp_ln65_3 = icmp_eq  i23 %trunc_ln65_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_3"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:31 %or_ln65_1 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2

]]></Node>
<StgValue><ssdm name="or_ln65_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:32 %and_ln65 = and i1 %or_ln65, i1 %or_ln65_1

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.i.split:33 %tmp_9 = fcmp_ole  i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.i.split:34 %and_ln65_1 = and i1 %and_ln65, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln65_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3.i.split:36 %br_ln65 = br i1 %and_ln65_1, void %for.inc19.i, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:0 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:1 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:0 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
land.lhs.true.i:1 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
land.lhs.true.i:2 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln1073

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
land.lhs.true.i:3 %bitcast_ln65_2 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln65_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.i:4 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="23" op_0_bw="32">
<![CDATA[
land.lhs.true.i:5 %trunc_ln65_3 = trunc i32 %bitcast_ln65_2

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i:6 %icmp_ln65_4 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln65_4"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
land.lhs.true.i:7 %icmp_ln65_5 = icmp_eq  i23 %trunc_ln65_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_5"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:9 %tmp_10 = fcmp_oge  i32 %tmp_2, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:8 %or_ln65_2 = or i1 %icmp_ln65_5, i1 %icmp_ln65_4

]]></Node>
<StgValue><ssdm name="or_ln65_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:9 %tmp_10 = fcmp_oge  i32 %tmp_2, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:10 %and_ln65_2 = and i1 %or_ln65_2, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln65_2"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:11 %br_ln65 = br i1 %and_ln65_2, void %for.inc19.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.i:0 %icmp_ln66 = icmp_eq  i64 %j, i64 7

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:1 %br_ln66 = br i1 %icmp_ln66, void %for.inc.i4, void %return.loopexit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i4:0 %br_ln61 = br void %for.body3.i.split

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_2" val="0"/>
</and_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19.i:0 %store_ln55 = store i8 %add_ln55, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_2" val="0"/>
</and_exp><and_exp><literal name="bubble_read" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln1073" val="0"/>
<literal name="icmp_ln1073_1" val="1"/>
<literal name="and_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.i:1 %br_ln55 = br void %VITIS_LOOP_61_2.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp><and_exp><literal name="bubble_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
return:0 %phi_ln461 = phi i1 %p_read43, void %entry, i1 1, void %for.cond.cleanup.i, i1 0, void %return.loopexit, i1 1, void %return.loopexit58

]]></Node>
<StgValue><ssdm name="phi_ln461"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65_1" val="1"/>
<literal name="and_ln65_2" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp><and_exp><literal name="bubble_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1">
<![CDATA[
return:1 %ret_ln461 = ret i1 %phi_ln461

]]></Node>
<StgValue><ssdm name="ret_ln461"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
