# To Design and simulate the logic diagram using Verilog

```
NAME: S.JAIGANESH
REGISTER NO: 212222240037
```


### AIM: 
To Design and simulate the logic diagram using Verilog.

### HARDWARE REQUIRED: 
â€“ PC, Cyclone II , USB flasher

### SOFTWARE REQUIRED:   
Quartus prime

### LOGIC DIAGRAM:
![image](https://github.com/Jaiganesh235/Q13/assets/118657189/bd9cebcc-2c5f-47e7-9e60-30981a986f0b)


### Procedure:
Step1:

create module encoder and decoder.

Step-2:

Get inputs and outputs for encoders and decoders.

Step-3:

perform or operation for encoder and and logic for decoders.

Step-4:

perform RTL LOGIC and get waveform.

Step-5:

End the module.


### PROGRAM:
```
Program to To Design and simulate the logic diagram using Verilog.
Developed by: S.DEEPAK RAJ S
RegisterNumber: 212222240023

```
![image](https://github.com/Jaiganesh235/Q13/assets/118657189/e66dfc75-a7d1-4a7e-8a2f-9a094b9dcc3c)






### RTL LOGIC:
![image](https://github.com/Jaiganesh235/Q13/assets/118657189/3886ba3c-0b5f-4122-adfc-59292715c195)



### TIMING DIGRAMS: 
![image](https://github.com/Jaiganesh235/Q13/assets/118657189/5811342c-8e1a-427a-bfe6-02d769e5f039)



### TRUTH TABLE:
![image](https://github.com/Jaiganesh235/Q13/assets/118657189/eb1ff298-30b6-4b8c-943f-ebfd59e9e9c0)





### RESULT:
Thus the program to design and simulate the logic diagram using Verilog.
