INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1_mulchoose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mulchoose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/imports/lab4/lab4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/new/autooperate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autooperate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog/lab4/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
