vhdl xil_defaultlib  \
"../../../../cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv4_bias/conv4_bias_sim_netlist.vhdl" \

# Do not sort compile order
nosort
