# pinlist_generate
A Python script to autogenerate SystemVerilog test files for RTL verification. The main function is to read pin list from an Excel file(.xls), extract the function names of the GPIO ports, reformat the names to generate vaild SystemVerilog codes, and output as seq, test, and interface files for RTL verification.
