/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__DR, CYREG_GPIO_PRT6_DR
.set A__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set A__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set A__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set A__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set A__0__HSIOM_MASK, 0x0000F000
.set A__0__HSIOM_SHIFT, 12
.set A__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set A__0__INTR, CYREG_GPIO_PRT6_INTR
.set A__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set A__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set A__0__MASK, 0x08
.set A__0__PC, CYREG_GPIO_PRT6_PC
.set A__0__PC2, CYREG_GPIO_PRT6_PC2
.set A__0__PORT, 6
.set A__0__PS, CYREG_GPIO_PRT6_PS
.set A__0__SHIFT, 3
.set A__DR, CYREG_GPIO_PRT6_DR
.set A__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set A__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set A__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set A__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set A__INTR, CYREG_GPIO_PRT6_INTR
.set A__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set A__INTSTAT, CYREG_GPIO_PRT6_INTR
.set A__MASK, 0x08
.set A__PC, CYREG_GPIO_PRT6_PC
.set A__PC2, CYREG_GPIO_PRT6_PC2
.set A__PORT, 6
.set A__PS, CYREG_GPIO_PRT6_PS
.set A__SHIFT, 3

/* B */
.set B__0__DR, CYREG_GPIO_PRT6_DR
.set B__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set B__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set B__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set B__0__HSIOM_MASK, 0x0000000F
.set B__0__HSIOM_SHIFT, 0
.set B__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set B__0__INTR, CYREG_GPIO_PRT6_INTR
.set B__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set B__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set B__0__MASK, 0x01
.set B__0__PC, CYREG_GPIO_PRT6_PC
.set B__0__PC2, CYREG_GPIO_PRT6_PC2
.set B__0__PORT, 6
.set B__0__PS, CYREG_GPIO_PRT6_PS
.set B__0__SHIFT, 0
.set B__DR, CYREG_GPIO_PRT6_DR
.set B__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set B__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set B__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set B__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set B__INTR, CYREG_GPIO_PRT6_INTR
.set B__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set B__INTSTAT, CYREG_GPIO_PRT6_INTR
.set B__MASK, 0x01
.set B__PC, CYREG_GPIO_PRT6_PC
.set B__PC2, CYREG_GPIO_PRT6_PC2
.set B__PORT, 6
.set B__PS, CYREG_GPIO_PRT6_PS
.set B__SHIFT, 0

/* C */
.set C__0__DR, CYREG_GPIO_PRT6_DR
.set C__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set C__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set C__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set C__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set C__0__HSIOM_MASK, 0x000000F0
.set C__0__HSIOM_SHIFT, 4
.set C__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set C__0__INTR, CYREG_GPIO_PRT6_INTR
.set C__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set C__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set C__0__MASK, 0x02
.set C__0__PC, CYREG_GPIO_PRT6_PC
.set C__0__PC2, CYREG_GPIO_PRT6_PC2
.set C__0__PORT, 6
.set C__0__PS, CYREG_GPIO_PRT6_PS
.set C__0__SHIFT, 1
.set C__DR, CYREG_GPIO_PRT6_DR
.set C__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set C__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set C__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set C__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set C__INTR, CYREG_GPIO_PRT6_INTR
.set C__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set C__INTSTAT, CYREG_GPIO_PRT6_INTR
.set C__MASK, 0x02
.set C__PC, CYREG_GPIO_PRT6_PC
.set C__PC2, CYREG_GPIO_PRT6_PC2
.set C__PORT, 6
.set C__PS, CYREG_GPIO_PRT6_PS
.set C__SHIFT, 1

/* D */
.set D__0__DR, CYREG_GPIO_PRT6_DR
.set D__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set D__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set D__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set D__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set D__0__HSIOM_MASK, 0x00000F00
.set D__0__HSIOM_SHIFT, 8
.set D__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set D__0__INTR, CYREG_GPIO_PRT6_INTR
.set D__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set D__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set D__0__MASK, 0x04
.set D__0__PC, CYREG_GPIO_PRT6_PC
.set D__0__PC2, CYREG_GPIO_PRT6_PC2
.set D__0__PORT, 6
.set D__0__PS, CYREG_GPIO_PRT6_PS
.set D__0__SHIFT, 2
.set D__DR, CYREG_GPIO_PRT6_DR
.set D__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set D__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set D__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set D__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set D__INTR, CYREG_GPIO_PRT6_INTR
.set D__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set D__INTSTAT, CYREG_GPIO_PRT6_INTR
.set D__MASK, 0x04
.set D__PC, CYREG_GPIO_PRT6_PC
.set D__PC2, CYREG_GPIO_PRT6_PC2
.set D__PORT, 6
.set D__PS, CYREG_GPIO_PRT6_PS
.set D__SHIFT, 2

/* E */
.set E__0__DR, CYREG_GPIO_PRT3_DR
.set E__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set E__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set E__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set E__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set E__0__HSIOM_MASK, 0x000F0000
.set E__0__HSIOM_SHIFT, 16
.set E__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set E__0__INTR, CYREG_GPIO_PRT3_INTR
.set E__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set E__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set E__0__MASK, 0x10
.set E__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set E__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set E__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set E__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set E__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set E__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set E__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set E__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set E__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set E__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set E__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set E__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set E__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set E__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set E__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set E__0__PC, CYREG_GPIO_PRT3_PC
.set E__0__PC2, CYREG_GPIO_PRT3_PC2
.set E__0__PORT, 3
.set E__0__PS, CYREG_GPIO_PRT3_PS
.set E__0__SHIFT, 4
.set E__DR, CYREG_GPIO_PRT3_DR
.set E__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set E__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set E__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set E__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set E__INTR, CYREG_GPIO_PRT3_INTR
.set E__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set E__INTSTAT, CYREG_GPIO_PRT3_INTR
.set E__MASK, 0x10
.set E__PA__CFG0, CYREG_UDB_PA7_CFG0
.set E__PA__CFG1, CYREG_UDB_PA7_CFG1
.set E__PA__CFG10, CYREG_UDB_PA7_CFG10
.set E__PA__CFG11, CYREG_UDB_PA7_CFG11
.set E__PA__CFG12, CYREG_UDB_PA7_CFG12
.set E__PA__CFG13, CYREG_UDB_PA7_CFG13
.set E__PA__CFG14, CYREG_UDB_PA7_CFG14
.set E__PA__CFG2, CYREG_UDB_PA7_CFG2
.set E__PA__CFG3, CYREG_UDB_PA7_CFG3
.set E__PA__CFG4, CYREG_UDB_PA7_CFG4
.set E__PA__CFG5, CYREG_UDB_PA7_CFG5
.set E__PA__CFG6, CYREG_UDB_PA7_CFG6
.set E__PA__CFG7, CYREG_UDB_PA7_CFG7
.set E__PA__CFG8, CYREG_UDB_PA7_CFG8
.set E__PA__CFG9, CYREG_UDB_PA7_CFG9
.set E__PC, CYREG_GPIO_PRT3_PC
.set E__PC2, CYREG_GPIO_PRT3_PC2
.set E__PORT, 3
.set E__PS, CYREG_GPIO_PRT3_PS
.set E__SHIFT, 4

/* F */
.set F__0__DR, CYREG_GPIO_PRT6_DR
.set F__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set F__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set F__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set F__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set F__0__HSIOM_MASK, 0x00F00000
.set F__0__HSIOM_SHIFT, 20
.set F__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set F__0__INTR, CYREG_GPIO_PRT6_INTR
.set F__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set F__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set F__0__MASK, 0x20
.set F__0__PC, CYREG_GPIO_PRT6_PC
.set F__0__PC2, CYREG_GPIO_PRT6_PC2
.set F__0__PORT, 6
.set F__0__PS, CYREG_GPIO_PRT6_PS
.set F__0__SHIFT, 5
.set F__DR, CYREG_GPIO_PRT6_DR
.set F__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set F__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set F__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set F__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set F__INTR, CYREG_GPIO_PRT6_INTR
.set F__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set F__INTSTAT, CYREG_GPIO_PRT6_INTR
.set F__MASK, 0x20
.set F__PC, CYREG_GPIO_PRT6_PC
.set F__PC2, CYREG_GPIO_PRT6_PC2
.set F__PORT, 6
.set F__PS, CYREG_GPIO_PRT6_PS
.set F__SHIFT, 5

/* G */
.set G__0__DR, CYREG_GPIO_PRT0_DR
.set G__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set G__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set G__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set G__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set G__0__HSIOM_MASK, 0x00000F00
.set G__0__HSIOM_SHIFT, 8
.set G__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set G__0__INTR, CYREG_GPIO_PRT0_INTR
.set G__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set G__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set G__0__MASK, 0x04
.set G__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set G__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set G__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set G__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set G__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set G__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set G__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set G__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set G__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set G__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set G__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set G__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set G__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set G__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set G__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set G__0__PC, CYREG_GPIO_PRT0_PC
.set G__0__PC2, CYREG_GPIO_PRT0_PC2
.set G__0__PORT, 0
.set G__0__PS, CYREG_GPIO_PRT0_PS
.set G__0__SHIFT, 2
.set G__DR, CYREG_GPIO_PRT0_DR
.set G__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set G__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set G__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set G__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set G__INTR, CYREG_GPIO_PRT0_INTR
.set G__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set G__INTSTAT, CYREG_GPIO_PRT0_INTR
.set G__MASK, 0x04
.set G__PA__CFG0, CYREG_UDB_PA4_CFG0
.set G__PA__CFG1, CYREG_UDB_PA4_CFG1
.set G__PA__CFG10, CYREG_UDB_PA4_CFG10
.set G__PA__CFG11, CYREG_UDB_PA4_CFG11
.set G__PA__CFG12, CYREG_UDB_PA4_CFG12
.set G__PA__CFG13, CYREG_UDB_PA4_CFG13
.set G__PA__CFG14, CYREG_UDB_PA4_CFG14
.set G__PA__CFG2, CYREG_UDB_PA4_CFG2
.set G__PA__CFG3, CYREG_UDB_PA4_CFG3
.set G__PA__CFG4, CYREG_UDB_PA4_CFG4
.set G__PA__CFG5, CYREG_UDB_PA4_CFG5
.set G__PA__CFG6, CYREG_UDB_PA4_CFG6
.set G__PA__CFG7, CYREG_UDB_PA4_CFG7
.set G__PA__CFG8, CYREG_UDB_PA4_CFG8
.set G__PA__CFG9, CYREG_UDB_PA4_CFG9
.set G__PC, CYREG_GPIO_PRT0_PC
.set G__PC2, CYREG_GPIO_PRT0_PC2
.set G__PORT, 0
.set G__PS, CYREG_GPIO_PRT0_PS
.set G__SHIFT, 2

/* H */
.set H__0__DR, CYREG_GPIO_PRT0_DR
.set H__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set H__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set H__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set H__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set H__0__HSIOM_MASK, 0x0000F000
.set H__0__HSIOM_SHIFT, 12
.set H__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set H__0__INTR, CYREG_GPIO_PRT0_INTR
.set H__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set H__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set H__0__MASK, 0x08
.set H__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set H__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set H__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set H__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set H__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set H__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set H__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set H__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set H__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set H__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set H__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set H__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set H__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set H__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set H__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set H__0__PC, CYREG_GPIO_PRT0_PC
.set H__0__PC2, CYREG_GPIO_PRT0_PC2
.set H__0__PORT, 0
.set H__0__PS, CYREG_GPIO_PRT0_PS
.set H__0__SHIFT, 3
.set H__DR, CYREG_GPIO_PRT0_DR
.set H__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set H__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set H__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set H__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set H__INTR, CYREG_GPIO_PRT0_INTR
.set H__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set H__INTSTAT, CYREG_GPIO_PRT0_INTR
.set H__MASK, 0x08
.set H__PA__CFG0, CYREG_UDB_PA4_CFG0
.set H__PA__CFG1, CYREG_UDB_PA4_CFG1
.set H__PA__CFG10, CYREG_UDB_PA4_CFG10
.set H__PA__CFG11, CYREG_UDB_PA4_CFG11
.set H__PA__CFG12, CYREG_UDB_PA4_CFG12
.set H__PA__CFG13, CYREG_UDB_PA4_CFG13
.set H__PA__CFG14, CYREG_UDB_PA4_CFG14
.set H__PA__CFG2, CYREG_UDB_PA4_CFG2
.set H__PA__CFG3, CYREG_UDB_PA4_CFG3
.set H__PA__CFG4, CYREG_UDB_PA4_CFG4
.set H__PA__CFG5, CYREG_UDB_PA4_CFG5
.set H__PA__CFG6, CYREG_UDB_PA4_CFG6
.set H__PA__CFG7, CYREG_UDB_PA4_CFG7
.set H__PA__CFG8, CYREG_UDB_PA4_CFG8
.set H__PA__CFG9, CYREG_UDB_PA4_CFG9
.set H__PC, CYREG_GPIO_PRT0_PC
.set H__PC2, CYREG_GPIO_PRT0_PC2
.set H__PORT, 0
.set H__PS, CYREG_GPIO_PRT0_PS
.set H__SHIFT, 3

/* I */
.set I__0__DR, CYREG_GPIO_PRT8_DR
.set I__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set I__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set I__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set I__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set I__0__HSIOM_MASK, 0x000F0000
.set I__0__HSIOM_SHIFT, 16
.set I__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set I__0__INTR, CYREG_GPIO_PRT8_INTR
.set I__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set I__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set I__0__MASK, 0x10
.set I__0__PC, CYREG_GPIO_PRT8_PC
.set I__0__PC2, CYREG_GPIO_PRT8_PC2
.set I__0__PORT, 8
.set I__0__PS, CYREG_GPIO_PRT8_PS
.set I__0__SHIFT, 4
.set I__DR, CYREG_GPIO_PRT8_DR
.set I__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set I__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set I__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set I__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set I__INTR, CYREG_GPIO_PRT8_INTR
.set I__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set I__INTSTAT, CYREG_GPIO_PRT8_INTR
.set I__MASK, 0x10
.set I__PC, CYREG_GPIO_PRT8_PC
.set I__PC2, CYREG_GPIO_PRT8_PC2
.set I__PORT, 8
.set I__PS, CYREG_GPIO_PRT8_PS
.set I__SHIFT, 4

/* J */
.set J__0__DR, CYREG_GPIO_PRT8_DR
.set J__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set J__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set J__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set J__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set J__0__HSIOM_MASK, 0x00F00000
.set J__0__HSIOM_SHIFT, 20
.set J__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set J__0__INTR, CYREG_GPIO_PRT8_INTR
.set J__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set J__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set J__0__MASK, 0x20
.set J__0__PC, CYREG_GPIO_PRT8_PC
.set J__0__PC2, CYREG_GPIO_PRT8_PC2
.set J__0__PORT, 8
.set J__0__PS, CYREG_GPIO_PRT8_PS
.set J__0__SHIFT, 5
.set J__DR, CYREG_GPIO_PRT8_DR
.set J__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set J__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set J__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set J__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set J__INTR, CYREG_GPIO_PRT8_INTR
.set J__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set J__INTSTAT, CYREG_GPIO_PRT8_INTR
.set J__MASK, 0x20
.set J__PC, CYREG_GPIO_PRT8_PC
.set J__PC2, CYREG_GPIO_PRT8_PC2
.set J__PORT, 8
.set J__PS, CYREG_GPIO_PRT8_PS
.set J__SHIFT, 5

/* K */
.set K__0__DR, CYREG_GPIO_PRT8_DR
.set K__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set K__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set K__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set K__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set K__0__HSIOM_MASK, 0x0F000000
.set K__0__HSIOM_SHIFT, 24
.set K__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set K__0__INTR, CYREG_GPIO_PRT8_INTR
.set K__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set K__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set K__0__MASK, 0x40
.set K__0__PC, CYREG_GPIO_PRT8_PC
.set K__0__PC2, CYREG_GPIO_PRT8_PC2
.set K__0__PORT, 8
.set K__0__PS, CYREG_GPIO_PRT8_PS
.set K__0__SHIFT, 6
.set K__DR, CYREG_GPIO_PRT8_DR
.set K__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set K__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set K__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set K__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set K__INTR, CYREG_GPIO_PRT8_INTR
.set K__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set K__INTSTAT, CYREG_GPIO_PRT8_INTR
.set K__MASK, 0x40
.set K__PC, CYREG_GPIO_PRT8_PC
.set K__PC2, CYREG_GPIO_PRT8_PC2
.set K__PORT, 8
.set K__PS, CYREG_GPIO_PRT8_PS
.set K__SHIFT, 6

/* L */
.set L__0__DR, CYREG_GPIO_PRT8_DR
.set L__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set L__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set L__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set L__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set L__0__HSIOM_MASK, 0xF0000000
.set L__0__HSIOM_SHIFT, 28
.set L__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set L__0__INTR, CYREG_GPIO_PRT8_INTR
.set L__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set L__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set L__0__MASK, 0x80
.set L__0__PC, CYREG_GPIO_PRT8_PC
.set L__0__PC2, CYREG_GPIO_PRT8_PC2
.set L__0__PORT, 8
.set L__0__PS, CYREG_GPIO_PRT8_PS
.set L__0__SHIFT, 7
.set L__DR, CYREG_GPIO_PRT8_DR
.set L__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set L__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set L__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set L__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set L__INTR, CYREG_GPIO_PRT8_INTR
.set L__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set L__INTSTAT, CYREG_GPIO_PRT8_INTR
.set L__MASK, 0x80
.set L__PC, CYREG_GPIO_PRT8_PC
.set L__PC2, CYREG_GPIO_PRT8_PC2
.set L__PORT, 8
.set L__PS, CYREG_GPIO_PRT8_PS
.set L__SHIFT, 7

/* M */
.set M__0__DR, CYREG_GPIO_PRT8_DR
.set M__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set M__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set M__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set M__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set M__0__HSIOM_MASK, 0x0000000F
.set M__0__HSIOM_SHIFT, 0
.set M__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set M__0__INTR, CYREG_GPIO_PRT8_INTR
.set M__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set M__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set M__0__MASK, 0x01
.set M__0__PC, CYREG_GPIO_PRT8_PC
.set M__0__PC2, CYREG_GPIO_PRT8_PC2
.set M__0__PORT, 8
.set M__0__PS, CYREG_GPIO_PRT8_PS
.set M__0__SHIFT, 0
.set M__DR, CYREG_GPIO_PRT8_DR
.set M__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set M__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set M__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set M__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set M__INTR, CYREG_GPIO_PRT8_INTR
.set M__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set M__INTSTAT, CYREG_GPIO_PRT8_INTR
.set M__MASK, 0x01
.set M__PC, CYREG_GPIO_PRT8_PC
.set M__PC2, CYREG_GPIO_PRT8_PC2
.set M__PORT, 8
.set M__PS, CYREG_GPIO_PRT8_PS
.set M__SHIFT, 0

/* N */
.set N__0__DR, CYREG_GPIO_PRT8_DR
.set N__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set N__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set N__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set N__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set N__0__HSIOM_MASK, 0x000000F0
.set N__0__HSIOM_SHIFT, 4
.set N__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set N__0__INTR, CYREG_GPIO_PRT8_INTR
.set N__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set N__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set N__0__MASK, 0x02
.set N__0__PC, CYREG_GPIO_PRT8_PC
.set N__0__PC2, CYREG_GPIO_PRT8_PC2
.set N__0__PORT, 8
.set N__0__PS, CYREG_GPIO_PRT8_PS
.set N__0__SHIFT, 1
.set N__DR, CYREG_GPIO_PRT8_DR
.set N__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set N__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set N__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set N__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set N__INTR, CYREG_GPIO_PRT8_INTR
.set N__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set N__INTSTAT, CYREG_GPIO_PRT8_INTR
.set N__MASK, 0x02
.set N__PC, CYREG_GPIO_PRT8_PC
.set N__PC2, CYREG_GPIO_PRT8_PC2
.set N__PORT, 8
.set N__PS, CYREG_GPIO_PRT8_PS
.set N__SHIFT, 1

/* O */
.set O__0__DR, CYREG_GPIO_PRT8_DR
.set O__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set O__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set O__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set O__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set O__0__HSIOM_MASK, 0x00000F00
.set O__0__HSIOM_SHIFT, 8
.set O__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set O__0__INTR, CYREG_GPIO_PRT8_INTR
.set O__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set O__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set O__0__MASK, 0x04
.set O__0__PC, CYREG_GPIO_PRT8_PC
.set O__0__PC2, CYREG_GPIO_PRT8_PC2
.set O__0__PORT, 8
.set O__0__PS, CYREG_GPIO_PRT8_PS
.set O__0__SHIFT, 2
.set O__DR, CYREG_GPIO_PRT8_DR
.set O__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set O__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set O__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set O__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set O__INTR, CYREG_GPIO_PRT8_INTR
.set O__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set O__INTSTAT, CYREG_GPIO_PRT8_INTR
.set O__MASK, 0x04
.set O__PC, CYREG_GPIO_PRT8_PC
.set O__PC2, CYREG_GPIO_PRT8_PC2
.set O__PORT, 8
.set O__PS, CYREG_GPIO_PRT8_PS
.set O__SHIFT, 2

/* P */
.set P__0__DR, CYREG_GPIO_PRT8_DR
.set P__0__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set P__0__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set P__0__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set P__0__HSIOM, CYREG_HSIOM_PORT_SEL8
.set P__0__HSIOM_MASK, 0x0000F000
.set P__0__HSIOM_SHIFT, 12
.set P__0__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set P__0__INTR, CYREG_GPIO_PRT8_INTR
.set P__0__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set P__0__INTSTAT, CYREG_GPIO_PRT8_INTR
.set P__0__MASK, 0x08
.set P__0__PC, CYREG_GPIO_PRT8_PC
.set P__0__PC2, CYREG_GPIO_PRT8_PC2
.set P__0__PORT, 8
.set P__0__PS, CYREG_GPIO_PRT8_PS
.set P__0__SHIFT, 3
.set P__DR, CYREG_GPIO_PRT8_DR
.set P__DR_CLR, CYREG_GPIO_PRT8_DR_CLR
.set P__DR_INV, CYREG_GPIO_PRT8_DR_INV
.set P__DR_SET, CYREG_GPIO_PRT8_DR_SET
.set P__INTCFG, CYREG_GPIO_PRT8_INTR_CFG
.set P__INTR, CYREG_GPIO_PRT8_INTR
.set P__INTR_CFG, CYREG_GPIO_PRT8_INTR_CFG
.set P__INTSTAT, CYREG_GPIO_PRT8_INTR
.set P__MASK, 0x08
.set P__PC, CYREG_GPIO_PRT8_PC
.set P__PC2, CYREG_GPIO_PRT8_PC2
.set P__PORT, 8
.set P__PS, CYREG_GPIO_PRT8_PS
.set P__SHIFT, 3

/* Q */
.set Q__0__DR, CYREG_GPIO_PRT1_DR
.set Q__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Q__0__HSIOM_MASK, 0x00000F00
.set Q__0__HSIOM_SHIFT, 8
.set Q__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q__0__INTR, CYREG_GPIO_PRT1_INTR
.set Q__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q__0__MASK, 0x04
.set Q__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q__0__PC, CYREG_GPIO_PRT1_PC
.set Q__0__PC2, CYREG_GPIO_PRT1_PC2
.set Q__0__PORT, 1
.set Q__0__PS, CYREG_GPIO_PRT1_PS
.set Q__0__SHIFT, 2
.set Q__DR, CYREG_GPIO_PRT1_DR
.set Q__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Q__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Q__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Q__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q__INTR, CYREG_GPIO_PRT1_INTR
.set Q__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Q__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Q__MASK, 0x04
.set Q__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Q__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Q__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Q__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Q__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Q__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Q__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Q__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Q__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Q__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Q__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Q__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Q__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Q__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Q__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Q__PC, CYREG_GPIO_PRT1_PC
.set Q__PC2, CYREG_GPIO_PRT1_PC2
.set Q__PORT, 1
.set Q__PS, CYREG_GPIO_PRT1_PS
.set Q__SHIFT, 2

/* R */
.set R__0__DR, CYREG_GPIO_PRT1_DR
.set R__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set R__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set R__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set R__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set R__0__HSIOM_MASK, 0x0000F000
.set R__0__HSIOM_SHIFT, 12
.set R__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set R__0__INTR, CYREG_GPIO_PRT1_INTR
.set R__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set R__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set R__0__MASK, 0x08
.set R__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set R__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set R__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set R__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set R__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set R__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set R__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set R__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set R__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set R__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set R__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set R__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set R__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set R__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set R__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set R__0__PC, CYREG_GPIO_PRT1_PC
.set R__0__PC2, CYREG_GPIO_PRT1_PC2
.set R__0__PORT, 1
.set R__0__PS, CYREG_GPIO_PRT1_PS
.set R__0__SHIFT, 3
.set R__DR, CYREG_GPIO_PRT1_DR
.set R__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set R__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set R__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set R__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set R__INTR, CYREG_GPIO_PRT1_INTR
.set R__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set R__INTSTAT, CYREG_GPIO_PRT1_INTR
.set R__MASK, 0x08
.set R__PA__CFG0, CYREG_UDB_PA1_CFG0
.set R__PA__CFG1, CYREG_UDB_PA1_CFG1
.set R__PA__CFG10, CYREG_UDB_PA1_CFG10
.set R__PA__CFG11, CYREG_UDB_PA1_CFG11
.set R__PA__CFG12, CYREG_UDB_PA1_CFG12
.set R__PA__CFG13, CYREG_UDB_PA1_CFG13
.set R__PA__CFG14, CYREG_UDB_PA1_CFG14
.set R__PA__CFG2, CYREG_UDB_PA1_CFG2
.set R__PA__CFG3, CYREG_UDB_PA1_CFG3
.set R__PA__CFG4, CYREG_UDB_PA1_CFG4
.set R__PA__CFG5, CYREG_UDB_PA1_CFG5
.set R__PA__CFG6, CYREG_UDB_PA1_CFG6
.set R__PA__CFG7, CYREG_UDB_PA1_CFG7
.set R__PA__CFG8, CYREG_UDB_PA1_CFG8
.set R__PA__CFG9, CYREG_UDB_PA1_CFG9
.set R__PC, CYREG_GPIO_PRT1_PC
.set R__PC2, CYREG_GPIO_PRT1_PC2
.set R__PORT, 1
.set R__PS, CYREG_GPIO_PRT1_PS
.set R__SHIFT, 3

/* S */
.set S__0__DR, CYREG_GPIO_PRT5_DR
.set S__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set S__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set S__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set S__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set S__0__HSIOM_MASK, 0x0F000000
.set S__0__HSIOM_SHIFT, 24
.set S__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set S__0__INTR, CYREG_GPIO_PRT5_INTR
.set S__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set S__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set S__0__MASK, 0x40
.set S__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set S__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set S__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set S__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set S__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set S__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set S__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set S__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set S__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set S__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set S__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set S__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set S__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set S__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set S__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set S__0__PC, CYREG_GPIO_PRT5_PC
.set S__0__PC2, CYREG_GPIO_PRT5_PC2
.set S__0__PORT, 5
.set S__0__PS, CYREG_GPIO_PRT5_PS
.set S__0__SHIFT, 6
.set S__DR, CYREG_GPIO_PRT5_DR
.set S__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set S__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set S__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set S__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set S__INTR, CYREG_GPIO_PRT5_INTR
.set S__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set S__INTSTAT, CYREG_GPIO_PRT5_INTR
.set S__MASK, 0x40
.set S__PA__CFG0, CYREG_UDB_PA0_CFG0
.set S__PA__CFG1, CYREG_UDB_PA0_CFG1
.set S__PA__CFG10, CYREG_UDB_PA0_CFG10
.set S__PA__CFG11, CYREG_UDB_PA0_CFG11
.set S__PA__CFG12, CYREG_UDB_PA0_CFG12
.set S__PA__CFG13, CYREG_UDB_PA0_CFG13
.set S__PA__CFG14, CYREG_UDB_PA0_CFG14
.set S__PA__CFG2, CYREG_UDB_PA0_CFG2
.set S__PA__CFG3, CYREG_UDB_PA0_CFG3
.set S__PA__CFG4, CYREG_UDB_PA0_CFG4
.set S__PA__CFG5, CYREG_UDB_PA0_CFG5
.set S__PA__CFG6, CYREG_UDB_PA0_CFG6
.set S__PA__CFG7, CYREG_UDB_PA0_CFG7
.set S__PA__CFG8, CYREG_UDB_PA0_CFG8
.set S__PA__CFG9, CYREG_UDB_PA0_CFG9
.set S__PC, CYREG_GPIO_PRT5_PC
.set S__PC2, CYREG_GPIO_PRT5_PC2
.set S__PORT, 5
.set S__PS, CYREG_GPIO_PRT5_PS
.set S__SHIFT, 6

/* T */
.set T__0__DR, CYREG_GPIO_PRT5_DR
.set T__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set T__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set T__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set T__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set T__0__HSIOM_MASK, 0x00F00000
.set T__0__HSIOM_SHIFT, 20
.set T__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set T__0__INTR, CYREG_GPIO_PRT5_INTR
.set T__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set T__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set T__0__MASK, 0x20
.set T__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set T__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set T__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set T__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set T__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set T__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set T__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set T__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set T__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set T__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set T__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set T__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set T__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set T__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set T__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set T__0__PC, CYREG_GPIO_PRT5_PC
.set T__0__PC2, CYREG_GPIO_PRT5_PC2
.set T__0__PORT, 5
.set T__0__PS, CYREG_GPIO_PRT5_PS
.set T__0__SHIFT, 5
.set T__DR, CYREG_GPIO_PRT5_DR
.set T__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set T__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set T__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set T__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set T__INTR, CYREG_GPIO_PRT5_INTR
.set T__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set T__INTSTAT, CYREG_GPIO_PRT5_INTR
.set T__MASK, 0x20
.set T__PA__CFG0, CYREG_UDB_PA0_CFG0
.set T__PA__CFG1, CYREG_UDB_PA0_CFG1
.set T__PA__CFG10, CYREG_UDB_PA0_CFG10
.set T__PA__CFG11, CYREG_UDB_PA0_CFG11
.set T__PA__CFG12, CYREG_UDB_PA0_CFG12
.set T__PA__CFG13, CYREG_UDB_PA0_CFG13
.set T__PA__CFG14, CYREG_UDB_PA0_CFG14
.set T__PA__CFG2, CYREG_UDB_PA0_CFG2
.set T__PA__CFG3, CYREG_UDB_PA0_CFG3
.set T__PA__CFG4, CYREG_UDB_PA0_CFG4
.set T__PA__CFG5, CYREG_UDB_PA0_CFG5
.set T__PA__CFG6, CYREG_UDB_PA0_CFG6
.set T__PA__CFG7, CYREG_UDB_PA0_CFG7
.set T__PA__CFG8, CYREG_UDB_PA0_CFG8
.set T__PA__CFG9, CYREG_UDB_PA0_CFG9
.set T__PC, CYREG_GPIO_PRT5_PC
.set T__PC2, CYREG_GPIO_PRT5_PC2
.set T__PORT, 5
.set T__PS, CYREG_GPIO_PRT5_PS
.set T__SHIFT, 5

/* U */
.set U__0__DR, CYREG_GPIO_PRT3_DR
.set U__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set U__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set U__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set U__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set U__0__HSIOM_MASK, 0x0000000F
.set U__0__HSIOM_SHIFT, 0
.set U__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set U__0__INTR, CYREG_GPIO_PRT3_INTR
.set U__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set U__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set U__0__MASK, 0x01
.set U__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set U__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set U__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set U__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set U__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set U__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set U__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set U__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set U__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set U__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set U__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set U__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set U__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set U__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set U__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set U__0__PC, CYREG_GPIO_PRT3_PC
.set U__0__PC2, CYREG_GPIO_PRT3_PC2
.set U__0__PORT, 3
.set U__0__PS, CYREG_GPIO_PRT3_PS
.set U__0__SHIFT, 0
.set U__DR, CYREG_GPIO_PRT3_DR
.set U__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set U__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set U__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set U__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set U__INTR, CYREG_GPIO_PRT3_INTR
.set U__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set U__INTSTAT, CYREG_GPIO_PRT3_INTR
.set U__MASK, 0x01
.set U__PA__CFG0, CYREG_UDB_PA7_CFG0
.set U__PA__CFG1, CYREG_UDB_PA7_CFG1
.set U__PA__CFG10, CYREG_UDB_PA7_CFG10
.set U__PA__CFG11, CYREG_UDB_PA7_CFG11
.set U__PA__CFG12, CYREG_UDB_PA7_CFG12
.set U__PA__CFG13, CYREG_UDB_PA7_CFG13
.set U__PA__CFG14, CYREG_UDB_PA7_CFG14
.set U__PA__CFG2, CYREG_UDB_PA7_CFG2
.set U__PA__CFG3, CYREG_UDB_PA7_CFG3
.set U__PA__CFG4, CYREG_UDB_PA7_CFG4
.set U__PA__CFG5, CYREG_UDB_PA7_CFG5
.set U__PA__CFG6, CYREG_UDB_PA7_CFG6
.set U__PA__CFG7, CYREG_UDB_PA7_CFG7
.set U__PA__CFG8, CYREG_UDB_PA7_CFG8
.set U__PA__CFG9, CYREG_UDB_PA7_CFG9
.set U__PC, CYREG_GPIO_PRT3_PC
.set U__PC2, CYREG_GPIO_PRT3_PC2
.set U__PORT, 3
.set U__PS, CYREG_GPIO_PRT3_PS
.set U__SHIFT, 0

/* V */
.set V__0__DR, CYREG_GPIO_PRT3_DR
.set V__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set V__0__HSIOM_MASK, 0x000000F0
.set V__0__HSIOM_SHIFT, 4
.set V__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V__0__INTR, CYREG_GPIO_PRT3_INTR
.set V__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V__0__MASK, 0x02
.set V__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set V__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set V__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set V__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set V__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set V__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set V__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set V__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set V__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set V__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set V__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set V__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set V__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set V__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set V__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set V__0__PC, CYREG_GPIO_PRT3_PC
.set V__0__PC2, CYREG_GPIO_PRT3_PC2
.set V__0__PORT, 3
.set V__0__PS, CYREG_GPIO_PRT3_PS
.set V__0__SHIFT, 1
.set V__DR, CYREG_GPIO_PRT3_DR
.set V__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V__INTR, CYREG_GPIO_PRT3_INTR
.set V__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V__MASK, 0x02
.set V__PA__CFG0, CYREG_UDB_PA7_CFG0
.set V__PA__CFG1, CYREG_UDB_PA7_CFG1
.set V__PA__CFG10, CYREG_UDB_PA7_CFG10
.set V__PA__CFG11, CYREG_UDB_PA7_CFG11
.set V__PA__CFG12, CYREG_UDB_PA7_CFG12
.set V__PA__CFG13, CYREG_UDB_PA7_CFG13
.set V__PA__CFG14, CYREG_UDB_PA7_CFG14
.set V__PA__CFG2, CYREG_UDB_PA7_CFG2
.set V__PA__CFG3, CYREG_UDB_PA7_CFG3
.set V__PA__CFG4, CYREG_UDB_PA7_CFG4
.set V__PA__CFG5, CYREG_UDB_PA7_CFG5
.set V__PA__CFG6, CYREG_UDB_PA7_CFG6
.set V__PA__CFG7, CYREG_UDB_PA7_CFG7
.set V__PA__CFG8, CYREG_UDB_PA7_CFG8
.set V__PA__CFG9, CYREG_UDB_PA7_CFG9
.set V__PC, CYREG_GPIO_PRT3_PC
.set V__PC2, CYREG_GPIO_PRT3_PC2
.set V__PORT, 3
.set V__PS, CYREG_GPIO_PRT3_PS
.set V__SHIFT, 1

/* W */
.set W__0__DR, CYREG_GPIO_PRT1_DR
.set W__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set W__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set W__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set W__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set W__0__HSIOM_MASK, 0x0000000F
.set W__0__HSIOM_SHIFT, 0
.set W__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set W__0__INTR, CYREG_GPIO_PRT1_INTR
.set W__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set W__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set W__0__MASK, 0x01
.set W__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set W__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set W__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set W__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set W__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set W__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set W__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set W__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set W__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set W__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set W__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set W__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set W__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set W__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set W__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set W__0__PC, CYREG_GPIO_PRT1_PC
.set W__0__PC2, CYREG_GPIO_PRT1_PC2
.set W__0__PORT, 1
.set W__0__PS, CYREG_GPIO_PRT1_PS
.set W__0__SHIFT, 0
.set W__DR, CYREG_GPIO_PRT1_DR
.set W__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set W__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set W__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set W__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set W__INTR, CYREG_GPIO_PRT1_INTR
.set W__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set W__INTSTAT, CYREG_GPIO_PRT1_INTR
.set W__MASK, 0x01
.set W__PA__CFG0, CYREG_UDB_PA1_CFG0
.set W__PA__CFG1, CYREG_UDB_PA1_CFG1
.set W__PA__CFG10, CYREG_UDB_PA1_CFG10
.set W__PA__CFG11, CYREG_UDB_PA1_CFG11
.set W__PA__CFG12, CYREG_UDB_PA1_CFG12
.set W__PA__CFG13, CYREG_UDB_PA1_CFG13
.set W__PA__CFG14, CYREG_UDB_PA1_CFG14
.set W__PA__CFG2, CYREG_UDB_PA1_CFG2
.set W__PA__CFG3, CYREG_UDB_PA1_CFG3
.set W__PA__CFG4, CYREG_UDB_PA1_CFG4
.set W__PA__CFG5, CYREG_UDB_PA1_CFG5
.set W__PA__CFG6, CYREG_UDB_PA1_CFG6
.set W__PA__CFG7, CYREG_UDB_PA1_CFG7
.set W__PA__CFG8, CYREG_UDB_PA1_CFG8
.set W__PA__CFG9, CYREG_UDB_PA1_CFG9
.set W__PC, CYREG_GPIO_PRT1_PC
.set W__PC2, CYREG_GPIO_PRT1_PC2
.set W__PORT, 1
.set W__PS, CYREG_GPIO_PRT1_PS
.set W__SHIFT, 0

/* X */
.set X__0__DR, CYREG_GPIO_PRT1_DR
.set X__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set X__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set X__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set X__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set X__0__HSIOM_MASK, 0x000000F0
.set X__0__HSIOM_SHIFT, 4
.set X__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set X__0__INTR, CYREG_GPIO_PRT1_INTR
.set X__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set X__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set X__0__MASK, 0x02
.set X__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set X__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set X__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set X__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set X__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set X__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set X__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set X__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set X__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set X__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set X__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set X__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set X__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set X__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set X__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set X__0__PC, CYREG_GPIO_PRT1_PC
.set X__0__PC2, CYREG_GPIO_PRT1_PC2
.set X__0__PORT, 1
.set X__0__PS, CYREG_GPIO_PRT1_PS
.set X__0__SHIFT, 1
.set X__DR, CYREG_GPIO_PRT1_DR
.set X__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set X__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set X__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set X__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set X__INTR, CYREG_GPIO_PRT1_INTR
.set X__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set X__INTSTAT, CYREG_GPIO_PRT1_INTR
.set X__MASK, 0x02
.set X__PA__CFG0, CYREG_UDB_PA1_CFG0
.set X__PA__CFG1, CYREG_UDB_PA1_CFG1
.set X__PA__CFG10, CYREG_UDB_PA1_CFG10
.set X__PA__CFG11, CYREG_UDB_PA1_CFG11
.set X__PA__CFG12, CYREG_UDB_PA1_CFG12
.set X__PA__CFG13, CYREG_UDB_PA1_CFG13
.set X__PA__CFG14, CYREG_UDB_PA1_CFG14
.set X__PA__CFG2, CYREG_UDB_PA1_CFG2
.set X__PA__CFG3, CYREG_UDB_PA1_CFG3
.set X__PA__CFG4, CYREG_UDB_PA1_CFG4
.set X__PA__CFG5, CYREG_UDB_PA1_CFG5
.set X__PA__CFG6, CYREG_UDB_PA1_CFG6
.set X__PA__CFG7, CYREG_UDB_PA1_CFG7
.set X__PA__CFG8, CYREG_UDB_PA1_CFG8
.set X__PA__CFG9, CYREG_UDB_PA1_CFG9
.set X__PC, CYREG_GPIO_PRT1_PC
.set X__PC2, CYREG_GPIO_PRT1_PC2
.set X__PORT, 1
.set X__PS, CYREG_GPIO_PRT1_PS
.set X__SHIFT, 1

/* PB */
.set PB__0__DR, CYREG_GPIO_PRT0_DR
.set PB__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PB__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PB__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PB__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PB__0__HSIOM_MASK, 0xF0000000
.set PB__0__HSIOM_SHIFT, 28
.set PB__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PB__0__INTR, CYREG_GPIO_PRT0_INTR
.set PB__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PB__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PB__0__MASK, 0x80
.set PB__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set PB__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set PB__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set PB__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set PB__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set PB__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set PB__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set PB__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set PB__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set PB__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set PB__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set PB__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set PB__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set PB__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set PB__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set PB__0__PC, CYREG_GPIO_PRT0_PC
.set PB__0__PC2, CYREG_GPIO_PRT0_PC2
.set PB__0__PORT, 0
.set PB__0__PS, CYREG_GPIO_PRT0_PS
.set PB__0__SHIFT, 7
.set PB__DR, CYREG_GPIO_PRT0_DR
.set PB__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PB__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PB__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PB__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PB__INTR, CYREG_GPIO_PRT0_INTR
.set PB__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PB__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PB__MASK, 0x80
.set PB__PA__CFG0, CYREG_UDB_PA4_CFG0
.set PB__PA__CFG1, CYREG_UDB_PA4_CFG1
.set PB__PA__CFG10, CYREG_UDB_PA4_CFG10
.set PB__PA__CFG11, CYREG_UDB_PA4_CFG11
.set PB__PA__CFG12, CYREG_UDB_PA4_CFG12
.set PB__PA__CFG13, CYREG_UDB_PA4_CFG13
.set PB__PA__CFG14, CYREG_UDB_PA4_CFG14
.set PB__PA__CFG2, CYREG_UDB_PA4_CFG2
.set PB__PA__CFG3, CYREG_UDB_PA4_CFG3
.set PB__PA__CFG4, CYREG_UDB_PA4_CFG4
.set PB__PA__CFG5, CYREG_UDB_PA4_CFG5
.set PB__PA__CFG6, CYREG_UDB_PA4_CFG6
.set PB__PA__CFG7, CYREG_UDB_PA4_CFG7
.set PB__PA__CFG8, CYREG_UDB_PA4_CFG8
.set PB__PA__CFG9, CYREG_UDB_PA4_CFG9
.set PB__PC, CYREG_GPIO_PRT0_PC
.set PB__PC2, CYREG_GPIO_PRT0_PC2
.set PB__PORT, 0
.set PB__PS, CYREG_GPIO_PRT0_PS
.set PB__SHIFT, 7

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK2
.set PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST2
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK2
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST2
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A02
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A12
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D02
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D12
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F02
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F12
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2

/* led */
.set led__0__DR, CYREG_GPIO_PRT5_DR
.set led__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set led__0__HSIOM_MASK, 0x0000F000
.set led__0__HSIOM_SHIFT, 12
.set led__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led__0__INTR, CYREG_GPIO_PRT5_INTR
.set led__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led__0__MASK, 0x08
.set led__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led__0__PC, CYREG_GPIO_PRT5_PC
.set led__0__PC2, CYREG_GPIO_PRT5_PC2
.set led__0__PORT, 5
.set led__0__PS, CYREG_GPIO_PRT5_PS
.set led__0__SHIFT, 3
.set led__DR, CYREG_GPIO_PRT5_DR
.set led__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led__INTR, CYREG_GPIO_PRT5_INTR
.set led__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led__MASK, 0x08
.set led__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led__PC, CYREG_GPIO_PRT5_PC
.set led__PC2, CYREG_GPIO_PRT5_PC2
.set led__PORT, 5
.set led__PS, CYREG_GPIO_PRT5_PS
.set led__SHIFT, 3
.set led_4__0__DR, CYREG_GPIO_PRT5_DR
.set led_4__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led_4__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led_4__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led_4__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set led_4__0__HSIOM_MASK, 0x000F0000
.set led_4__0__HSIOM_SHIFT, 16
.set led_4__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_4__0__INTR, CYREG_GPIO_PRT5_INTR
.set led_4__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_4__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led_4__0__MASK, 0x10
.set led_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_4__0__PC, CYREG_GPIO_PRT5_PC
.set led_4__0__PC2, CYREG_GPIO_PRT5_PC2
.set led_4__0__PORT, 5
.set led_4__0__PS, CYREG_GPIO_PRT5_PS
.set led_4__0__SHIFT, 4
.set led_4__DR, CYREG_GPIO_PRT5_DR
.set led_4__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led_4__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led_4__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led_4__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_4__INTR, CYREG_GPIO_PRT5_INTR
.set led_4__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_4__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led_4__MASK, 0x10
.set led_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_4__PC, CYREG_GPIO_PRT5_PC
.set led_4__PC2, CYREG_GPIO_PRT5_PC2
.set led_4__PORT, 5
.set led_4__PS, CYREG_GPIO_PRT5_PS
.set led_4__SHIFT, 4
.set led_red__0__DR, CYREG_GPIO_PRT5_DR
.set led_red__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led_red__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led_red__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led_red__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set led_red__0__HSIOM_MASK, 0x00000F00
.set led_red__0__HSIOM_SHIFT, 8
.set led_red__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_red__0__INTR, CYREG_GPIO_PRT5_INTR
.set led_red__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_red__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led_red__0__MASK, 0x04
.set led_red__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_red__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_red__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_red__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_red__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_red__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_red__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_red__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_red__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_red__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_red__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_red__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_red__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_red__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_red__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_red__0__PC, CYREG_GPIO_PRT5_PC
.set led_red__0__PC2, CYREG_GPIO_PRT5_PC2
.set led_red__0__PORT, 5
.set led_red__0__PS, CYREG_GPIO_PRT5_PS
.set led_red__0__SHIFT, 2
.set led_red__DR, CYREG_GPIO_PRT5_DR
.set led_red__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set led_red__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set led_red__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set led_red__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_red__INTR, CYREG_GPIO_PRT5_INTR
.set led_red__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set led_red__INTSTAT, CYREG_GPIO_PRT5_INTR
.set led_red__MASK, 0x04
.set led_red__PA__CFG0, CYREG_UDB_PA0_CFG0
.set led_red__PA__CFG1, CYREG_UDB_PA0_CFG1
.set led_red__PA__CFG10, CYREG_UDB_PA0_CFG10
.set led_red__PA__CFG11, CYREG_UDB_PA0_CFG11
.set led_red__PA__CFG12, CYREG_UDB_PA0_CFG12
.set led_red__PA__CFG13, CYREG_UDB_PA0_CFG13
.set led_red__PA__CFG14, CYREG_UDB_PA0_CFG14
.set led_red__PA__CFG2, CYREG_UDB_PA0_CFG2
.set led_red__PA__CFG3, CYREG_UDB_PA0_CFG3
.set led_red__PA__CFG4, CYREG_UDB_PA0_CFG4
.set led_red__PA__CFG5, CYREG_UDB_PA0_CFG5
.set led_red__PA__CFG6, CYREG_UDB_PA0_CFG6
.set led_red__PA__CFG7, CYREG_UDB_PA0_CFG7
.set led_red__PA__CFG8, CYREG_UDB_PA0_CFG8
.set led_red__PA__CFG9, CYREG_UDB_PA0_CFG9
.set led_red__PC, CYREG_GPIO_PRT5_PC
.set led_red__PC2, CYREG_GPIO_PRT5_PC2
.set led_red__PORT, 5
.set led_red__PS, CYREG_GPIO_PRT5_PS
.set led_red__SHIFT, 2

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_1__0__HSIOM_MASK, 0x0000F000
.set Pin_1__0__HSIOM_SHIFT, 12
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__0__MASK, 0x08
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 6
.set Pin_1__0__OUT_SEL_VAL, 1
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__0__PORT, 2
.set Pin_1__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__0__SHIFT, 3
.set Pin_1__DR, CYREG_GPIO_PRT2_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_1__MASK, 0x08
.set Pin_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT2_PC
.set Pin_1__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_1__PORT, 2
.set Pin_1__PS, CYREG_GPIO_PRT2_PS
.set Pin_1__SHIFT, 3

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_2__0__HSIOM_MASK, 0x0000000F
.set Pin_2__0__HSIOM_SHIFT, 0
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__0__MASK, 0x01
.set Pin_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_2__0__OUT_SEL_SHIFT, 0
.set Pin_2__0__OUT_SEL_VAL, 3
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__0__PORT, 2
.set Pin_2__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__0__SHIFT, 0
.set Pin_2__DR, CYREG_GPIO_PRT2_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_2__MASK, 0x01
.set Pin_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_2__PC, CYREG_GPIO_PRT2_PC
.set Pin_2__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_2__PORT, 2
.set Pin_2__PS, CYREG_GPIO_PRT2_PS
.set Pin_2__SHIFT, 0

/* Timer */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK7
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK5
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A04
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A14
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D04
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D14
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F04
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F14
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A04
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A14
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D04
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D14
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F04
.set Timer_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F14
.set Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A4
.set Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_UDB_W8_A04
.set Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_UDB_W8_A14
.set Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D4
.set Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_UDB_W8_D04
.set Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_UDB_W8_D14
.set Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F4
.set Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_UDB_W8_F04
.set Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_UDB_W8_F14
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A05
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A15
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D05
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D15
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F05
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F15
.set Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A5
.set Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_UDB_W8_A05
.set Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_UDB_W8_A15
.set Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D5
.set Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_UDB_W8_D05
.set Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_UDB_W8_D15
.set Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F5
.set Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_UDB_W8_F05
.set Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_UDB_W8_F15
.set Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A06
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A16
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D06
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D16
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F06
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F16
.set Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A6
.set Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_UDB_W8_A06
.set Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_UDB_W8_A16
.set Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D6
.set Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_UDB_W8_D06
.set Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_UDB_W8_D16
.set Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F6
.set Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_UDB_W8_F06
.set Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_UDB_W8_F16
.set Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A7
.set Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_UDB_W8_A07
.set Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_UDB_W8_A17
.set Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D7
.set Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_UDB_W8_D07
.set Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_UDB_W8_D17
.set Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F7
.set Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_UDB_W8_F07
.set Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_UDB_W8_F17

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101311A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_RTC_SOURCE_DIV, 32768
.set CYDEV_RTC_SOURCE_WDT, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYDEV_WDT0_DIV, 32768
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
