<stg><name>foo</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %d_in) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %d_out) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 8, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %d_in_addr = getelementptr [16 x i32]* %d_in, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
:3  %t_in = load i32* %d_in_addr, align 4

]]></Node>
<StgValue><ssdm name="t_in"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
:3  %t_in = load i32* %d_in_addr, align 4

]]></Node>
<StgValue><ssdm name="t_in"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %t_r = mul nsw i32 %t_in, %t_in

]]></Node>
<StgValue><ssdm name="t_r"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %d_out_addr = getelementptr [16 x i32]* %d_out, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %t_r, i32* %d_out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="d_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="34" toId="6">
</dataflow>
<dataflow id="36" from="d_in" to="StgValue_6" fromId="32" toId="6">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="34" toId="7">
</dataflow>
<dataflow id="38" from="d_out" to="StgValue_7" fromId="33" toId="7">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecTopModule" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="42" from="foo_str" to="StgValue_8" fromId="41" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecLatency" to="StgValue_9" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="StgValue_9" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="StgValue_9" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="p_str" to="StgValue_9" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="i" fromId="51" toId="11">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="StgValue_10" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="54" from="i_1" to="i" fromId="14" toId="11">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="StgValue_25" to="i" fromId="25" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="56" from="i" to="exitcond" fromId="11" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="exitcond" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="65" from="i" to="i_1" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="i_1" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="exitcond" to="StgValue_15" fromId="12" toId="15">
</dataflow>
<dataflow id="69" from="i" to="tmp" fromId="11" toId="16">
</dataflow>
<dataflow id="70" from="d_in" to="d_in_addr" fromId="32" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="d_in_addr" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="tmp" to="d_in_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="d_in_addr" to="t_in" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="d_in_addr" to="t_in" fromId="17" toId="20">
</dataflow>
<dataflow id="76" from="t_in" to="t_r" fromId="20" toId="21">
</dataflow>
<dataflow id="77" from="t_in" to="t_r" fromId="20" toId="21">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopName" to="StgValue_22" fromId="78" toId="22">
</dataflow>
<dataflow id="81" from="p_str1" to="StgValue_22" fromId="80" toId="22">
</dataflow>
<dataflow id="82" from="d_out" to="d_out_addr" fromId="33" toId="23">
</dataflow>
<dataflow id="83" from="StgValue_71" to="d_out_addr" fromId="71" toId="23">
</dataflow>
<dataflow id="84" from="tmp" to="d_out_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="85" from="t_r" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="86" from="d_out_addr" to="StgValue_24" fromId="23" toId="24">
</dataflow>
<dataflow id="87" from="exitcond" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
