Info: constraining clock net 'external_clk_25MHz' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       420/83640     0%
Info:         logic LUTs:    400/83640     0%
Info:         carry LUTs:     20/83640     0%
Info:           RAM LUTs:      0/10455     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       114/83640     0%

Info: Packing IOs..
Info: $gpdi_sda$iobuf_i: gpdi_sda_$_TBUF__Y.Y
Info: pin 'gpdi_sda$tr_io' constrained to Bel 'X119/Y0/PIOB'.
Info: $gp[26]$iobuf_i: gp_$_TBUF__Y.Y
Info: pin 'gp[26]$tr_io' constrained to Bel 'X78/Y0/PIOA'.
Info: $gp[25]$iobuf_i: gp_TRELLIS_FF_Q.Q
Info: pin 'gp[25]$tr_io' constrained to Bel 'X85/Y0/PIOA'.
Info: pin 'gp[24]$tr_io' constrained to Bel 'X112/Y0/PIOA'.
Info: pin 'gp[23]$tr_io' constrained to Bel 'X114/Y0/PIOA'.
Info: pin 'gp[22]$tr_io' constrained to Bel 'X105/Y0/PIOA'.
Info: pin 'gp[21]$tr_io' constrained to Bel 'X126/Y11/PIOA'.
Info: pin 'gp[20]$tr_io' constrained to Bel 'X126/Y14/PIOA'.
Info: pin 'gp[19]$tr_io' constrained to Bel 'X126/Y17/PIOA'.
Info: pin 'gp[18]$tr_io' constrained to Bel 'X126/Y20/PIOA'.
Info: pin 'gp[17]$tr_io' constrained to Bel 'X126/Y50/PIOA'.
Info: pin 'gp[16]$tr_io' constrained to Bel 'X126/Y53/PIOA'.
Info: pin 'gp[15]$tr_io' constrained to Bel 'X126/Y56/PIOA'.
Info: pin 'gp[14]$tr_io' constrained to Bel 'X126/Y92/PIOA'.
Info: pin 'gp[13]$tr_io' constrained to Bel 'X0/Y41/PIOA'.
Info: pin 'gp[12]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'gp[11]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gp[10]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'gp[9]$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'gp[8]$tr_io' constrained to Bel 'X0/Y11/PIOA'.
Info: pin 'gp[7]$tr_io' constrained to Bel 'X4/Y0/PIOA'.
Info: pin 'gp[6]$tr_io' constrained to Bel 'X11/Y0/PIOA'.
Info: pin 'gp[5]$tr_io' constrained to Bel 'X15/Y0/PIOA'.
Info: pin 'gp[4]$tr_io' constrained to Bel 'X18/Y0/PIOA'.
Info: pin 'gp[3]$tr_io' constrained to Bel 'X58/Y0/PIOA'.
Info: pin 'gp[2]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'gp[1]$tr_io' constrained to Bel 'X63/Y0/PIOA'.
Info: pin 'gp[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'led[7]$tr_io' constrained to Bel 'X0/Y41/PIOD'.
Info: pin 'led[6]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'led[5]$tr_io' constrained to Bel 'X0/Y44/PIOD'.
Info: pin 'led[4]$tr_io' constrained to Bel 'X0/Y38/PIOB'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X0/Y38/PIOC'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X0/Y35/PIOC'.
Info: pin 'gpdi_scl$tr_io' constrained to Bel 'X74/Y0/PIOB'.
Info: pin 'external_clk_25MHz$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'btn[6]$tr_io' constrained to Bel 'X126/Y17/PIOD'.
Info: pin 'btn[5]$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'btn[4]$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: pin 'btn[3]$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: pin 'btn[2]$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'btn[1]$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'btn[0]$tr_io' constrained to Bel 'X6/Y0/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     36 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'mcg.pll_i' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 5.0 MHz for net clk_5MHz
Info:     Derived frequency constraint of 1.4 MHz for net clk_1_4MHz
Info:     Derived frequency constraint of 0.4 MHz for net clk_400KHz
Info: Promoting globals...
Info:     promoting clock net clk_400KHz to global network
Info: Checksum: 0x487247a2

Info: Device utilisation:
Info: 	          TRELLIS_IO:      45/    365    12%
Info: 	                DCCA:       1/     56     1%
Info: 	              DP16KD:       0/    208     0%
Info: 	          MULT18X18D:       0/    156     0%
Info: 	              ALU54B:       0/     78     0%
Info: 	             EHXPLLL:       1/      4    25%
Info: 	             EXTREFB:       0/      2     0%
Info: 	                DCUA:       0/      2     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    224     0%
Info: 	            SIOLOGIC:       0/    141     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       2/      4    50%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/     14     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:     114/  83640     0%
Info: 	        TRELLIS_COMB:     436/  83640     0%
Info: 	        TRELLIS_RAMW:       0/  10455     0%

Info: Placed 46 cells based on constraints.
Info: Creating initial analytic placement for 297 cells, random placement wirelen = 33533.
Info:     at initial placer iter 0, wirelen = 1702
Info:     at initial placer iter 1, wirelen = 1553
Info:     at initial placer iter 2, wirelen = 1535
Info:     at initial placer iter 3, wirelen = 1526
Info: Running main analytical placer, max placement attempts per cell = 44850.
Info:     at iteration #1, type ALL: wirelen solved = 1496, spread = 2423, legal = 2587; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1611, spread = 2225, legal = 2387; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 1637, spread = 2154, legal = 2660; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 1704, spread = 2090, legal = 2277; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 1700, spread = 2063, legal = 2226; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1701, spread = 1974, legal = 2115; time = 0.01s
Info: HeAP Placer Time: 0.15s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 104, wirelen = 2115
Info:   at iteration #2: temp = 0.000000, timing cost = 61, wirelen = 2366 
Info: SA placement time 0.03s

Info: Max frequency for clock '$glbnet$clk_400KHz': 107.38 MHz (PASS at 0.41 MHz)

Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 16.24 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 11.48 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [2440687, 2441115) |********** 
Info: [2441115, 2441543) |******************************************************* 
Info: [2441543, 2441971) |************** 
Info: [2441971, 2442399) | 
Info: [2442399, 2442827) |** 
Info: [2442827, 2443255) |******** 
Info: [2443255, 2443683) |****************** 
Info: [2443683, 2444111) |******************* 
Info: [2444111, 2444539) |********************** 
Info: [2444539, 2444967) |********* 
Info: [2444967, 2445395) |***** 
Info: [2445395, 2445823) |** 
Info: [2445823, 2446251) |********** 
Info: [2446251, 2446679) |************** 
Info: [2446679, 2447107) |* 
Info: [2447107, 2447535) | 
Info: [2447535, 2447963) |********* 
Info: [2447963, 2448391) |* 
Info: [2448391, 2448819) |***** 
Info: [2448819, 2449247) |**** 
Info: Checksum: 0x2d87e19a
Info: Routing globals...
Info:     routing clock net $glbnet$clk_400KHz using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1649 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      153        809 |  153   809 |       828|       0.14       0.14|
Info:       1969 |      243       1569 |   90   760 |         0|       0.20       0.34|
Info: Routing complete.
Info: Router1 time 0.34s
Info: Checksum: 0xa4df8d97

Info: Critical path report for clock '$glbnet$clk_400KHz' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source instance1.bit_count_TRELLIS_FF_Q_2.Q
Info:    routing  0.86  1.38 Net instance1.bit_count[1] (30,5) -> (30,5)
Info:                          Sink instance1.counter_LUT4_C_Z_LUT4_Z_1.C
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:139.12-139.21
Info:      logic  0.24  1.62 Source instance1.counter_LUT4_C_Z_LUT4_Z_1.F
Info:    routing  0.77  2.39 Net instance1.bit_count_TRELLIS_FF_Q_CE_LUT4_Z_B[3] (30,5) -> (24,5)
Info:                          Sink clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z_1.C
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.63 Source clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z_1.F
Info:    routing  2.91  5.54 Net clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z[0] (24,5) -> (5,28)
Info:                          Sink clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_D.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.78 Source clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_D.F
Info:    routing  1.11  6.89 Net clk_locked_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_D_Z (5,28) -> (5,32)
Info:                          Sink instance1.my_mem_TRELLIS_FF_Q_59.CE
Info:      setup  0.00  6.89 Source instance1.my_mem_TRELLIS_FF_Q_59.CE
Info: 1.23 ns logic, 5.66 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_400KHz':
Info:       type curr  total name
Info:     source  0.00  0.00 Source btn[3]$tr_io.O
Info:    routing  10.47  10.47 Net btnExtract[3] (126,89) -> (2,29)
Info:                          Sink instance1.ledByte_TRELLIS_FF_Q_DI_LUT4_Z_1.A
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  10.70 Source instance1.ledByte_TRELLIS_FF_Q_DI_LUT4_Z_1.F
Info:    routing  0.13  10.83 Net instance1.ledByte_TRELLIS_FF_Q_DI[1] (2,29) -> (2,29)
Info:                          Sink instance1.ledByte_TRELLIS_FF_Q_6.DI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:0.0-0.0
Info:                               /tools/oss-cad-suite/lib/../share/yosys/techmap.v:137.23-137.24
Info:      setup  0.00  10.83 Source instance1.ledByte_TRELLIS_FF_Q_6.DI
Info: 0.24 ns logic, 10.60 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_400KHz' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source instance1.receiving_TRELLIS_FF_Q.Q
Info:    routing  0.78  1.30 Net receiving (28,4) -> (32,4)
Info:                          Sink instance1.receiving_LUT4_D.D
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:19.7-19.16
Info:      logic  0.24  1.54 Source instance1.receiving_LUT4_D.F
Info:    routing  4.45  5.99 Net gp_$_TBUF__Y_E (32,4) -> (113,2)
Info:                          Sink gpdi_sda$tr_io$invert_T.A
Info:      logic  0.24  6.22 Source gpdi_sda$tr_io$invert_T.F
Info:    routing  1.17  7.39 Net gpdi_sda$tr_io$invert_T$conn$Z (113,2) -> (119,0)
Info:                          Sink gpdi_sda$tr_io.T
Info: 1.00 ns logic, 6.39 ns routing

Info: Max frequency for clock '$glbnet$clk_400KHz': 145.16 MHz (PASS at 0.41 MHz)

Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 10.83 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 7.39 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [2443111, 2443400) |*******+
Info: [2443400, 2443689) |************************************************************ 
Info: [2443689, 2443978) |******************+
Info: [2443978, 2444267) |*****************+
Info: [2444267, 2444556) |*************+
Info: [2444556, 2444845) |*****+
Info: [2444845, 2445134) |*+
Info: [2445134, 2445423) |*+
Info: [2445423, 2445712) |*+
Info: [2445712, 2446001) |********+
Info: [2446001, 2446290) |****+
Info: [2446290, 2446579) |*******+
Info: [2446579, 2446868) |**+
Info: [2446868, 2447157) | 
Info: [2447157, 2447446) | 
Info: [2447446, 2447735) |****+
Info: [2447735, 2448024) |*+
Info: [2448024, 2448313) |****+
Info: [2448313, 2448602) |+
Info: [2448602, 2448891) |**+

Info: Program finished normally.
