// Seed: 220074775
module module_0 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3
);
  reg  id_5;
  wand id_6;
  assign id_6 = 1 < id_6;
  initial begin : LABEL_0
    assume #1  (1)
    else;
    if (id_1) begin : LABEL_0
      id_3 = 1;
      id_0 <= 1;
    end
  end
  assign id_5 = 1;
  assign id_5 = 1;
  reg id_7;
  always @(posedge 1) id_3 <= id_7;
  assign module_1.id_14 = 0;
  assign id_7#(1) = id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input supply0 id_5,
    input logic id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9
    , id_20,
    output logic id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wand id_14,
    output logic id_15,
    input supply0 id_16,
    input uwire id_17,
    input logic id_18
);
  always_comb @(posedge id_12 or posedge id_20) begin : LABEL_0
    id_15 <= #1 id_18;
    id_10 <= id_6;
    disable id_21;
  end
  module_0 modCall_1 (
      id_15,
      id_13,
      id_7,
      id_15
  );
endmodule
