; SMT-LIBv2 description generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module timer_regs_Brtl
(declare-sort |timer_regs_Brtl_s| 0)
(declare-fun |timer_regs_Brtl_is| (|timer_regs_Brtl_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$271"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#0| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$271
; yosys-smt2-register $auto$async2sync.cc:234:execute$271 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$271| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$273"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#1| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$273
; yosys-smt2-register $auto$async2sync.cc:234:execute$273 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$273| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#1| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$275"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#2| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$275
; yosys-smt2-register $auto$async2sync.cc:234:execute$275 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$275| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#2| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$277"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#3| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$277
; yosys-smt2-register $auto$async2sync.cc:234:execute$277 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$277| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#3| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$279"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 2}
(declare-fun |timer_regs_Brtl#4| (|timer_regs_Brtl_s|) (_ BitVec 2)) ; $auto$async2sync.cc:234:execute$279
; yosys-smt2-register $auto$async2sync.cc:234:execute$279 2
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$279| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (|timer_regs_Brtl#4| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$281"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#5| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$281
; yosys-smt2-register $auto$async2sync.cc:234:execute$281 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$281| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#5| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$283"], "smtname": 6, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#6| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$283
; yosys-smt2-register $auto$async2sync.cc:234:execute$283 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$283| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#6| state))
(declare-fun |timer_regs_Brtl#7| (|timer_regs_Brtl_s|) (_ BitVec 6)) ; \addr
; yosys-smt2-input addr 6
; yosys-smt2-wire addr 6
; yosys-smt2-witness {"offset": 0, "path": ["\\addr"], "smtname": "addr", "smtoffset": 0, "type": "input", "width": 6}
(define-fun |timer_regs_Brtl_n addr| ((state |timer_regs_Brtl_s|)) (_ BitVec 6) (|timer_regs_Brtl#7| state))
(declare-fun |timer_regs_Brtl#8| (|timer_regs_Brtl_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_regs_Brtl#9| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#0| state) #b00000000000000000000000000000000)) ; \reg_ctrl
; yosys-smt2-output cap_en 1
; yosys-smt2-wire cap_en 1
(define-fun |timer_regs_Brtl_n cap_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 6 6) (|timer_regs_Brtl#9| state)) #b1))
(declare-fun |timer_regs_Brtl#10| (|timer_regs_Brtl_s|) Bool) ; \capture_stb
; yosys-smt2-input capture_stb 1
; yosys-smt2-wire capture_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_stb"], "smtname": "capture_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n capture_stb| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#10| state))
(declare-fun |timer_regs_Brtl#11| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \capture_val
; yosys-smt2-input capture_val 32
; yosys-smt2-wire capture_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_val"], "smtname": "capture_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n capture_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#11| state))
(declare-fun |timer_regs_Brtl#12| (|timer_regs_Brtl_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n clk| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#12| state))
(define-fun |timer_regs_Brtl#13| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#5| state) #b00000000000000000000000000000000)) ; \reg_cmp
; yosys-smt2-output cmp_val 32
; yosys-smt2-wire cmp_val 32
(define-fun |timer_regs_Brtl_n cmp_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#13| state))
(declare-fun |timer_regs_Brtl#14| (|timer_regs_Brtl_s|) Bool) ; \core_irq
; yosys-smt2-input core_irq 1
; yosys-smt2-wire core_irq 1
; yosys-smt2-witness {"offset": 0, "path": ["\\core_irq"], "smtname": "core_irq", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n core_irq| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#14| state))
(declare-fun |timer_regs_Brtl#15| (|timer_regs_Brtl_s|) Bool) ; \cs
; yosys-smt2-input cs 1
; yosys-smt2-wire cs 1
; yosys-smt2-witness {"offset": 0, "path": ["\\cs"], "smtname": "cs", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n cs| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#15| state))
(declare-fun |timer_regs_Brtl#16| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \current_val
; yosys-smt2-input current_val 32
; yosys-smt2-wire current_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\current_val"], "smtname": "current_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n current_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#16| state))
; yosys-smt2-output dir 1
; yosys-smt2-wire dir 1
(define-fun |timer_regs_Brtl_n dir| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 3 3) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output en 1
; yosys-smt2-wire en 1
(define-fun |timer_regs_Brtl_n en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output ext_en 1
; yosys-smt2-wire ext_en 1
(define-fun |timer_regs_Brtl_n ext_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 5 5) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#17| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#4| state) #b00)) ; \reg_int_sts [1:0]
(define-fun |timer_regs_Brtl#18| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#3| state) #b00000000000000000000000000000000)) ; \reg_int_en
(define-fun |timer_regs_Brtl#19| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|timer_regs_Brtl#17| state)) ((_ extract 0 0) (|timer_regs_Brtl#18| state)))) ; $auto$ghdl.cc:827:import_module$93
(define-fun |timer_regs_Brtl#20| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|timer_regs_Brtl#17| state)) ((_ extract 1 1) (|timer_regs_Brtl#18| state)))) ; $auto$ghdl.cc:827:import_module$94
(define-fun |timer_regs_Brtl#21| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvor (|timer_regs_Brtl#19| state) (|timer_regs_Brtl#20| state))) ; \intr_o
; yosys-smt2-output intr_o 1
; yosys-smt2-wire intr_o 1
(define-fun |timer_regs_Brtl_n intr_o| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#21| state)) #b1))
(define-fun |timer_regs_Brtl#22| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b000100)) ; $auto$ghdl.cc:827:import_module$109
(declare-fun |timer_regs_Brtl#23| (|timer_regs_Brtl_s|) (_ BitVec 1)) ; \we
(define-fun |timer_regs_Brtl#24| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (|timer_regs_Brtl#23| state) (ite (|timer_regs_Brtl#15| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$107
(define-fun |timer_regs_Brtl#25| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#22| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$87
(define-fun |timer_regs_Brtl#26| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#25| state)) #b1) #b1 #b0)) ; \load_cmd
; yosys-smt2-output load_cmd 1
; yosys-smt2-wire load_cmd 1
(define-fun |timer_regs_Brtl_n load_cmd| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#26| state)) #b1))
(define-fun |timer_regs_Brtl#27| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#1| state) #b00000000000000000000000000000000)) ; \reg_load
(declare-fun |timer_regs_Brtl#28| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \wdata
(define-fun |timer_regs_Brtl#29| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#25| state)) #b1) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#27| state))) ; \load_val
; yosys-smt2-output load_val 32
; yosys-smt2-wire load_val 32
(define-fun |timer_regs_Brtl_n load_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#29| state))
; yosys-smt2-output mode 1
; yosys-smt2-wire mode 1
(define-fun |timer_regs_Brtl_n mode| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 1 1) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output pre_en 1
; yosys-smt2-wire pre_en 1
(define-fun |timer_regs_Brtl_n pre_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 2 2) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#30| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#2| state) #b00000000000000000000000000000000)) ; \reg_pre
; yosys-smt2-output pre_val 16
; yosys-smt2-wire pre_val 16
(define-fun |timer_regs_Brtl_n pre_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 16) ((_ extract 15 0) (|timer_regs_Brtl#30| state)))
; yosys-smt2-output pwm_en 1
; yosys-smt2-wire pwm_en 1
(define-fun |timer_regs_Brtl_n pwm_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 4 4) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#31| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#6| state) #b00000000000000000000000000000000)) ; \reg_cap
(define-fun |timer_regs_Brtl#32| ((state |timer_regs_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 1 1) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 2 2) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 3 3) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 4 4) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 5 5) (|timer_regs_Brtl#7| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$108
(define-fun |timer_regs_Brtl#33| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b001000)) ; $auto$ghdl.cc:827:import_module$98
(define-fun |timer_regs_Brtl#34| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b001100)) ; $auto$ghdl.cc:827:import_module$110
(define-fun |timer_regs_Brtl#35| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b010000)) ; $auto$ghdl.cc:827:import_module$100
(define-fun |timer_regs_Brtl#36| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b010100)) ; $auto$ghdl.cc:827:import_module$101
(define-fun |timer_regs_Brtl#37| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b011000)) ; $auto$ghdl.cc:827:import_module$102
(define-fun |timer_regs_Brtl#38| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b011100)) ; $auto$ghdl.cc:827:import_module$103
(define-fun |timer_regs_Brtl#39| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#38| state) (|timer_regs_Brtl#31| state) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#13| state) (ite (|timer_regs_Brtl#36| state) (concat #b000000000000000000000000000000 (|timer_regs_Brtl#17| state)) (ite (|timer_regs_Brtl#35| state) (|timer_regs_Brtl#18| state) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#30| state) (ite (|timer_regs_Brtl#33| state) (|timer_regs_Brtl#16| state) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#27| state) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#9| state) #b00000000000000000000000000000000))))))))) ; $auto$ghdl.cc:827:import_module$104
(define-fun |timer_regs_Brtl#40| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#15| state) (|timer_regs_Brtl#39| state) #b00000000000000000000000000000000)) ; \rdata
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_regs_Brtl_n rdata| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#40| state))
; yosys-smt2-wire reg_cap 32
(define-fun |timer_regs_Brtl_n reg_cap| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#31| state))
; yosys-smt2-wire reg_cmp 32
(define-fun |timer_regs_Brtl_n reg_cmp| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#13| state))
; yosys-smt2-wire reg_ctrl 32
(define-fun |timer_regs_Brtl_n reg_ctrl| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#9| state))
; yosys-smt2-wire reg_int_en 32
(define-fun |timer_regs_Brtl_n reg_int_en| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#18| state))
; yosys-smt2-wire reg_int_sts 32
(define-fun |timer_regs_Brtl_n reg_int_sts| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (concat #b000000000000000000000000000000 (|timer_regs_Brtl#17| state)))
; yosys-smt2-wire reg_load 32
(define-fun |timer_regs_Brtl_n reg_load| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#27| state))
; yosys-smt2-wire reg_pre 32
(define-fun |timer_regs_Brtl_n reg_pre| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#30| state))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n rst_n| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1))
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n wdata| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#28| state))
; yosys-smt2-input we 1
; yosys-smt2-wire we 1
; yosys-smt2-witness {"offset": 0, "path": ["\\we"], "smtname": "we", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n we| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#23| state)) #b1))
(define-fun |timer_regs_Brtl#41| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_regs_Brtl#12| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$351
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$352
(define-fun |timer_regs_Brtl_u 0| ((state |timer_regs_Brtl_s|)) Bool (or (= ((_ extract 0 0) (|timer_regs_Brtl#41| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$352
(define-fun |timer_regs_Brtl#42| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 6 6) (|timer_regs_Brtl#9| state)) (ite (|timer_regs_Brtl#10| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$128
(define-fun |timer_regs_Brtl#43| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#42| state)) #b1) (|timer_regs_Brtl#11| state) (|timer_regs_Brtl#31| state))) ; $auto$ghdl.cc:827:import_module$152
(define-fun |timer_regs_Brtl#44| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#43| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$332
(define-fun |timer_regs_Brtl#45| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#13| state))) ; $auto$ghdl.cc:827:import_module$115
(define-fun |timer_regs_Brtl#46| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#45| state))) ; $auto$ghdl.cc:827:import_module$118
(define-fun |timer_regs_Brtl#47| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#46| state))) ; $auto$ghdl.cc:827:import_module$122
(define-fun |timer_regs_Brtl#48| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#47| state))) ; $auto$ghdl.cc:827:import_module$126
(define-fun |timer_regs_Brtl#49| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#48| state) (|timer_regs_Brtl#13| state))) ; $auto$ghdl.cc:827:import_module$150
(define-fun |timer_regs_Brtl#50| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#49| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$330
(define-fun |timer_regs_Brtl#51| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#36| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$131
(define-fun |timer_regs_Brtl#52| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|timer_regs_Brtl#28| state)) (|timer_regs_Brtl#51| state))) ; $auto$ghdl.cc:827:import_module$132
(define-fun |timer_regs_Brtl#53| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#52| state)) #b1) #b0 ((_ extract 0 0) (|timer_regs_Brtl#17| state)))) ; $auto$ghdl.cc:827:import_module$133
(define-fun |timer_regs_Brtl#54| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (|timer_regs_Brtl#14| state) #b1 (|timer_regs_Brtl#53| state))) ; $auto$ghdl.cc:827:import_module$134
(define-fun |timer_regs_Brtl#55| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|timer_regs_Brtl#28| state)) (|timer_regs_Brtl#51| state))) ; $auto$ghdl.cc:827:import_module$138
(define-fun |timer_regs_Brtl#56| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#55| state)) #b1) #b0 ((_ extract 1 1) (|timer_regs_Brtl#17| state)))) ; $auto$ghdl.cc:827:import_module$139
(define-fun |timer_regs_Brtl#57| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (|timer_regs_Brtl#10| state) #b1 (|timer_regs_Brtl#56| state))) ; $auto$ghdl.cc:827:import_module$140
(define-fun |timer_regs_Brtl#58| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (concat (|timer_regs_Brtl#57| state) (|timer_regs_Brtl#54| state)) #b00)) ; $auto$rtlil.cc:3457:Mux$328
(define-fun |timer_regs_Brtl#59| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#35| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#18| state))) ; $auto$ghdl.cc:827:import_module$113
(define-fun |timer_regs_Brtl#60| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#59| state))) ; $auto$ghdl.cc:827:import_module$114
(define-fun |timer_regs_Brtl#61| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#60| state))) ; $auto$ghdl.cc:827:import_module$117
(define-fun |timer_regs_Brtl#62| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#61| state))) ; $auto$ghdl.cc:827:import_module$121
(define-fun |timer_regs_Brtl#63| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#62| state))) ; $auto$ghdl.cc:827:import_module$125
(define-fun |timer_regs_Brtl#64| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#63| state) (|timer_regs_Brtl#18| state))) ; $auto$ghdl.cc:827:import_module$147
(define-fun |timer_regs_Brtl#65| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#64| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$326
(define-fun |timer_regs_Brtl#66| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$116
(define-fun |timer_regs_Brtl#67| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#30| state) (|timer_regs_Brtl#66| state))) ; $auto$ghdl.cc:827:import_module$120
(define-fun |timer_regs_Brtl#68| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#30| state) (|timer_regs_Brtl#67| state))) ; $auto$ghdl.cc:827:import_module$124
(define-fun |timer_regs_Brtl#69| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#68| state) (|timer_regs_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$145
(define-fun |timer_regs_Brtl#70| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#69| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$324
(define-fun |timer_regs_Brtl#71| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#27| state))) ; $auto$ghdl.cc:827:import_module$119
(define-fun |timer_regs_Brtl#72| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#27| state) (|timer_regs_Brtl#71| state))) ; $auto$ghdl.cc:827:import_module$123
(define-fun |timer_regs_Brtl#73| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#72| state) (|timer_regs_Brtl#27| state))) ; $auto$ghdl.cc:827:import_module$143
(define-fun |timer_regs_Brtl#74| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#73| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$322
(define-fun |timer_regs_Brtl#75| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#32| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$127
(define-fun |timer_regs_Brtl#76| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#75| state)) #b1) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#9| state))) ; $auto$ghdl.cc:827:import_module$141
(define-fun |timer_regs_Brtl#77| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#76| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$320
(define-fun |timer_regs_Brtl_a| ((state |timer_regs_Brtl_s|)) Bool true)
(define-fun |timer_regs_Brtl_u| ((state |timer_regs_Brtl_s|)) Bool 
  (|timer_regs_Brtl_u 0| state)
)
(define-fun |timer_regs_Brtl_i| ((state |timer_regs_Brtl_s|)) Bool (and
  (= (|timer_regs_Brtl#0| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$271
  (= (|timer_regs_Brtl#1| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$273
  (= (|timer_regs_Brtl#2| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$275
  (= (|timer_regs_Brtl#3| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$277
  (= (|timer_regs_Brtl#4| state) #b00) ; $auto$async2sync.cc:234:execute$279
  (= (|timer_regs_Brtl#5| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$281
  (= (|timer_regs_Brtl#6| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$283
))
(define-fun |timer_regs_Brtl_h| ((state |timer_regs_Brtl_s|)) Bool true)
(define-fun |timer_regs_Brtl_t| ((state |timer_regs_Brtl_s|) (next_state |timer_regs_Brtl_s|)) Bool (and
  (= (|timer_regs_Brtl#44| state) (|timer_regs_Brtl#6| next_state)) ; :403 $auto$async2sync.cc:234:execute$283
  (= (|timer_regs_Brtl#50| state) (|timer_regs_Brtl#5| next_state)) ; :401 $auto$async2sync.cc:234:execute$281
  (= (|timer_regs_Brtl#58| state) (|timer_regs_Brtl#4| next_state)) ; :399 $auto$async2sync.cc:234:execute$279
  (= (|timer_regs_Brtl#65| state) (|timer_regs_Brtl#3| next_state)) ; :398 $auto$async2sync.cc:234:execute$277
  (= (|timer_regs_Brtl#70| state) (|timer_regs_Brtl#2| next_state)) ; :396 $auto$async2sync.cc:234:execute$275
  (= (|timer_regs_Brtl#74| state) (|timer_regs_Brtl#1| next_state)) ; :394 $auto$async2sync.cc:234:execute$273
  (= (|timer_regs_Brtl#77| state) (|timer_regs_Brtl#0| next_state)) ; :392 $auto$async2sync.cc:234:execute$271
)) ; end of module timer_regs_Brtl
; yosys-smt2-module timer_core_Brtl
(declare-sort |timer_core_Brtl_s| 0)
(declare-fun |timer_core_Brtl_is| (|timer_core_Brtl_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$259"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_core_Brtl#0| (|timer_core_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$259
; yosys-smt2-register $auto$async2sync.cc:234:execute$259 32
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$259| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$261"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 16}
(declare-fun |timer_core_Brtl#1| (|timer_core_Brtl_s|) (_ BitVec 16)) ; $auto$async2sync.cc:234:execute$261
; yosys-smt2-register $auto$async2sync.cc:234:execute$261 16
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$261| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#1| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$263"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#2| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$263
; yosys-smt2-register $auto$async2sync.cc:234:execute$263 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$263| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#2| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$265"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#3| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$265
; yosys-smt2-register $auto$async2sync.cc:234:execute$265 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$265| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#3| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$267"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#4| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$267
; yosys-smt2-register $auto$async2sync.cc:234:execute$267 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$267| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#4| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$269"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#5| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$269
; yosys-smt2-register $auto$async2sync.cc:234:execute$269 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$269| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#5| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#6 32 :581
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__581"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core_Brtl#6| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \_witness_.anyinit__581
; yosys-smt2-register _witness_.anyinit__581 32
; yosys-smt2-wire _witness_.anyinit__581 32
(define-fun |timer_core_Brtl_n _witness_.anyinit__581| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#6| state))
; yosys-smt2-anyinit timer_core_Brtl#7 1 :582
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__582"], "smtname": 7, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#7| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__582
; yosys-smt2-register _witness_.anyinit__582 1
; yosys-smt2-wire _witness_.anyinit__582 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__582| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#7| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#8 1 :583
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__583"], "smtname": 8, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#8| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__583
; yosys-smt2-register _witness_.anyinit__583 1
; yosys-smt2-wire _witness_.anyinit__583 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__583| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#8| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#9 1 :584
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__584"], "smtname": 9, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#9| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__584
; yosys-smt2-register _witness_.anyinit__584 1
; yosys-smt2-wire _witness_.anyinit__584 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__584| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#9| state)) #b1))
(declare-fun |timer_core_Brtl#10| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_core_Brtl#11| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#4| state) #b0)) ; \capture_d
; yosys-smt2-wire capture_d 1
(define-fun |timer_core_Brtl_n capture_d| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#11| state)) #b1))
(declare-fun |timer_core_Brtl#12| (|timer_core_Brtl_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n capture_i| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#12| state))
(define-fun |timer_core_Brtl#13| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#11| state))) ; $auto$ghdl.cc:827:import_module$157
(define-fun |timer_core_Brtl#14| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#12| state) #b1 #b0) (|timer_core_Brtl#13| state))) ; \capture_re
; yosys-smt2-wire capture_re 1
(define-fun |timer_core_Brtl_n capture_re| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1))
(define-fun |timer_core_Brtl#15| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#7| state) #b0)) ; \capture_stb
; yosys-smt2-output capture_stb 1
; yosys-smt2-wire capture_stb 1
(define-fun |timer_core_Brtl_n capture_stb| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#15| state)) #b1))
(define-fun |timer_core_Brtl#16| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#6| state) #b00000000000000000000000000000000)) ; \capture_val
; yosys-smt2-output capture_val 32
; yosys-smt2-wire capture_val 32
(define-fun |timer_core_Brtl_n capture_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#16| state))
(declare-fun |timer_core_Brtl#17| (|timer_core_Brtl_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n clk| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#17| state))
(define-fun |timer_core_Brtl#18| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#2| state) #b0)) ; \clk_tick
; yosys-smt2-wire clk_tick 1
(define-fun |timer_core_Brtl_n clk_tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#18| state)) #b1))
(declare-fun |timer_core_Brtl#19| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \cmp_val
; yosys-smt2-input cmp_val 32
; yosys-smt2-wire cmp_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\cmp_val"], "smtname": "cmp_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_Brtl_n cmp_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#19| state))
(define-fun |timer_core_Brtl#20| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#0| state) #b00000000000000000000000000000000)) ; \counter
; yosys-smt2-wire counter 32
(define-fun |timer_core_Brtl_n counter| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#20| state))
; yosys-smt2-output current_val 32
; yosys-smt2-wire current_val 32
(define-fun |timer_core_Brtl_n current_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#20| state))
(declare-fun |timer_core_Brtl#21| (|timer_core_Brtl_s|) Bool) ; \dir
; yosys-smt2-input dir 1
; yosys-smt2-wire dir 1
; yosys-smt2-witness {"offset": 0, "path": ["\\dir"], "smtname": "dir", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n dir| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#21| state))
(declare-fun |timer_core_Brtl#22| (|timer_core_Brtl_s|) Bool) ; \en
; yosys-smt2-input en 1
; yosys-smt2-wire en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\en"], "smtname": "en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#22| state))
(declare-fun |timer_core_Brtl#23| (|timer_core_Brtl_s|) Bool) ; \ext_en
; yosys-smt2-input ext_en 1
; yosys-smt2-wire ext_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_en"], "smtname": "ext_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n ext_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#23| state))
(define-fun |timer_core_Brtl#24| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#3| state) #b0)) ; \ext_meas_d
; yosys-smt2-wire ext_meas_d 1
(define-fun |timer_core_Brtl_n ext_meas_d| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#24| state)) #b1))
(declare-fun |timer_core_Brtl#25| (|timer_core_Brtl_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n ext_meas_i| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#25| state))
(define-fun |timer_core_Brtl#26| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$155
(define-fun |timer_core_Brtl#27| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#25| state) #b1 #b0) (|timer_core_Brtl#26| state))) ; \ext_tick
; yosys-smt2-wire ext_meas_re 1
(define-fun |timer_core_Brtl_n ext_meas_re| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#27| state)) #b1))
; yosys-smt2-wire ext_tick 1
(define-fun |timer_core_Brtl_n ext_tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#27| state)) #b1))
(define-fun |timer_core_Brtl#28| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#9| state) #b0)) ; \irq
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_core_Brtl_n irq| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#28| state)) #b1))
(declare-fun |timer_core_Brtl#29| (|timer_core_Brtl_s|) Bool) ; \load_cmd
; yosys-smt2-input load_cmd 1
; yosys-smt2-wire load_cmd 1
; yosys-smt2-witness {"offset": 0, "path": ["\\load_cmd"], "smtname": "load_cmd", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n load_cmd| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#29| state))
(declare-fun |timer_core_Brtl#30| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \load_val
; yosys-smt2-input load_val 32
; yosys-smt2-wire load_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\load_val"], "smtname": "load_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_Brtl_n load_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#30| state))
(declare-fun |timer_core_Brtl#31| (|timer_core_Brtl_s|) Bool) ; \mode
; yosys-smt2-input mode 1
; yosys-smt2-wire mode 1
; yosys-smt2-witness {"offset": 0, "path": ["\\mode"], "smtname": "mode", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n mode| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#31| state))
(define-fun |timer_core_Brtl#32| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#5| state) #b0)) ; \op_done
; yosys-smt2-wire op_done 1
(define-fun |timer_core_Brtl_n op_done| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#32| state)) #b1))
(declare-fun |timer_core_Brtl#33| (|timer_core_Brtl_s|) Bool) ; \pre_en
; yosys-smt2-input pre_en 1
; yosys-smt2-wire pre_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_en"], "smtname": "pre_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n pre_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#33| state))
(declare-fun |timer_core_Brtl#34| (|timer_core_Brtl_s|) (_ BitVec 16)) ; \pre_val
; yosys-smt2-input pre_val 16
; yosys-smt2-wire pre_val 16
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_val"], "smtname": "pre_val", "smtoffset": 0, "type": "input", "width": 16}
(define-fun |timer_core_Brtl_n pre_val| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#34| state))
(define-fun |timer_core_Brtl#35| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#1| state) #b0000000000000000)) ; \prescaler
; yosys-smt2-wire prescaler 16
(define-fun |timer_core_Brtl_n prescaler| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#35| state))
(declare-fun |timer_core_Brtl#36| (|timer_core_Brtl_s|) Bool) ; \pwm_en
; yosys-smt2-input pwm_en 1
; yosys-smt2-wire pwm_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pwm_en"], "smtname": "pwm_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n pwm_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#36| state))
(define-fun |timer_core_Brtl#37| ((state |timer_core_Brtl_s|)) Bool (bvule (|timer_core_Brtl#20| state) (|timer_core_Brtl#19| state))) ; $auto$ghdl.cc:827:import_module$220
(define-fun |timer_core_Brtl#38| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#37| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$221
(define-fun |timer_core_Brtl#39| ((state |timer_core_Brtl_s|)) Bool (bvult (|timer_core_Brtl#20| state) (|timer_core_Brtl#19| state))) ; $auto$ghdl.cc:827:import_module$222
(define-fun |timer_core_Brtl#40| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#39| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$223
(define-fun |timer_core_Brtl#41| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#40| state) (|timer_core_Brtl#38| state))) ; $auto$ghdl.cc:827:import_module$224
(define-fun |timer_core_Brtl#42| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#36| state) (|timer_core_Brtl#41| state) #b0)) ; \pwm_o
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_core_Brtl_n pwm_o| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#42| state)) #b1))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n rst_n| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1))
(define-fun |timer_core_Brtl#43| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#23| state) (|timer_core_Brtl#27| state) (|timer_core_Brtl#18| state))) ; \tick
; yosys-smt2-wire tick 1
(define-fun |timer_core_Brtl_n tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#43| state)) #b1))
(define-fun |timer_core_Brtl#44| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#8| state) #b0)) ; \trigger_o
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_core_Brtl_n trigger_o| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#44| state)) #b1))
(define-fun |timer_core_Brtl#45| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#17| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$348
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$349
(define-fun |timer_core_Brtl_u 0| ((state |timer_core_Brtl_s|)) Bool (or (= ((_ extract 0 0) (|timer_core_Brtl#45| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$349
(define-fun |timer_core_Brtl#46| ((state |timer_core_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 1 1) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 2 2) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 3 3) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 4 4) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 5 5) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 6 6) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 7 7) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 8 8) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 9 9) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 10 10) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 11 11) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 12 12) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 13 13) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 14 14) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 15 15) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 16 16) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 17 17) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 18 18) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 19 19) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 20 20) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 21 21) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 22 22) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 23 23) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 24 24) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 25 25) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 26 26) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 27 27) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 28 28) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 29 29) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 30 30) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 31 31) (|timer_core_Brtl#20| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$168
(define-fun |timer_core_Brtl#47| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#46| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$200
(define-fun |timer_core_Brtl#48| ((state |timer_core_Brtl_s|)) Bool (= (|timer_core_Brtl#20| state) (|timer_core_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$170
(define-fun |timer_core_Brtl#49| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#48| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$206
(define-fun |timer_core_Brtl#50| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#49| state) (|timer_core_Brtl#47| state))) ; $auto$ghdl.cc:827:import_module$209
(define-fun |timer_core_Brtl#51| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$165
(define-fun |timer_core_Brtl#52| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#43| state) (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$162
(define-fun |timer_core_Brtl#53| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#51| state) (|timer_core_Brtl#52| state))) ; $auto$ghdl.cc:827:import_module$195
(define-fun |timer_core_Brtl#54| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#53| state)) #b1) (|timer_core_Brtl#50| state) #b0)) ; $auto$ghdl.cc:827:import_module$212
(define-fun |timer_core_Brtl#55| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#29| state) #b0 (|timer_core_Brtl#54| state))) ; $auto$ghdl.cc:827:import_module$215
(define-fun |timer_core_Brtl#56| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#55| state) #b0)) ; $auto$rtlil.cc:3457:Mux$304
(define-fun |timer_core_Brtl#57| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$177
(define-fun |timer_core_Brtl#58| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#57| state) #b0)) ; $auto$rtlil.cc:3457:Mux$302
(define-fun |timer_core_Brtl#59| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1) (|timer_core_Brtl#20| state) (|timer_core_Brtl#16| state))) ; $auto$ghdl.cc:827:import_module$226
(define-fun |timer_core_Brtl#60| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#59| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$300
(define-fun |timer_core_Brtl#61| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#48| state) #b1 #b0) (ite (|timer_core_Brtl#21| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$171
(define-fun |timer_core_Brtl#62| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#61| state)) #b1) #b1 (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$172
(define-fun |timer_core_Brtl#63| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#21| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$167
(define-fun |timer_core_Brtl#64| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#46| state) #b1 #b0) (|timer_core_Brtl#63| state))) ; $auto$ghdl.cc:827:import_module$169
(define-fun |timer_core_Brtl#65| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#64| state)) #b1) #b1 (|timer_core_Brtl#62| state))) ; $auto$ghdl.cc:827:import_module$173
(define-fun |timer_core_Brtl#66| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#31| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$163
(define-fun |timer_core_Brtl#67| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#66| state) (|timer_core_Brtl#52| state))) ; $auto$ghdl.cc:827:import_module$164
(define-fun |timer_core_Brtl#68| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#51| state) (|timer_core_Brtl#67| state))) ; $auto$ghdl.cc:827:import_module$166
(define-fun |timer_core_Brtl#69| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#68| state)) #b1) (|timer_core_Brtl#65| state) (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$174
(define-fun |timer_core_Brtl#70| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$160
(define-fun |timer_core_Brtl#71| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvor (ite (|timer_core_Brtl#29| state) #b1 #b0) (|timer_core_Brtl#70| state))) ; $auto$ghdl.cc:827:import_module$161
(define-fun |timer_core_Brtl#72| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#71| state)) #b1) #b0 (|timer_core_Brtl#69| state))) ; $auto$ghdl.cc:827:import_module$175
(define-fun |timer_core_Brtl#73| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#72| state) #b0)) ; $auto$rtlil.cc:3457:Mux$318
(define-fun |timer_core_Brtl#74| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (ite (|timer_core_Brtl#12| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$316
(define-fun |timer_core_Brtl#75| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (ite (|timer_core_Brtl#25| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$314
(define-fun |timer_core_Brtl#76| ((state |timer_core_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 1 1) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 2 2) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 3 3) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 4 4) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 5 5) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 6 6) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 7 7) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 8 8) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 9 9) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 10 10) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 11 11) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 12 12) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 13 13) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 14 14) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 15 15) (|timer_core_Brtl#35| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$181
(define-fun |timer_core_Brtl#77| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#76| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$184
(define-fun |timer_core_Brtl#78| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#33| state) (|timer_core_Brtl#77| state) #b1)) ; $auto$ghdl.cc:827:import_module$186
(define-fun |timer_core_Brtl#79| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#23| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$179
(define-fun |timer_core_Brtl#80| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#79| state) (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$180
(define-fun |timer_core_Brtl#81| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#80| state)) #b1) (|timer_core_Brtl#78| state) #b0)) ; $auto$ghdl.cc:827:import_module$188
(define-fun |timer_core_Brtl#82| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#29| state) #b0 (|timer_core_Brtl#81| state))) ; $auto$ghdl.cc:827:import_module$190
(define-fun |timer_core_Brtl#83| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#82| state) #b0)) ; $auto$rtlil.cc:3457:Mux$312
(define-fun |timer_core_Brtl#84| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (bvsub (|timer_core_Brtl#35| state) #b0000000000000001)) ; $auto$ghdl.cc:827:import_module$182
(define-fun |timer_core_Brtl#85| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#76| state) (|timer_core_Brtl#34| state) (|timer_core_Brtl#84| state))) ; $auto$ghdl.cc:827:import_module$183
(define-fun |timer_core_Brtl#86| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#33| state) (|timer_core_Brtl#85| state) #b0000000000000000)) ; $auto$ghdl.cc:827:import_module$185
(define-fun |timer_core_Brtl#87| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#80| state)) #b1) (|timer_core_Brtl#86| state) (|timer_core_Brtl#35| state))) ; $auto$ghdl.cc:827:import_module$187
(define-fun |timer_core_Brtl#88| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#29| state) (|timer_core_Brtl#34| state) (|timer_core_Brtl#87| state))) ; $auto$ghdl.cc:827:import_module$189
(define-fun |timer_core_Brtl#89| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#88| state) #b0000000000000000)) ; $auto$rtlil.cc:3457:Mux$310
(define-fun |timer_core_Brtl#90| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (bvsub (|timer_core_Brtl#20| state) #b00000000000000000000000000000001)) ; $auto$ghdl.cc:827:import_module$199
(define-fun |timer_core_Brtl#91| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#31| state) (|timer_core_Brtl#30| state) #b00000000000000000000000000000000)) ; $auto$ghdl.cc:827:import_module$198
(define-fun |timer_core_Brtl#92| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#46| state) (|timer_core_Brtl#91| state) (|timer_core_Brtl#90| state))) ; $auto$ghdl.cc:827:import_module$202
(define-fun |timer_core_Brtl#93| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (bvadd (|timer_core_Brtl#20| state) #b00000000000000000000000000000001)) ; $auto$ghdl.cc:827:import_module$205
(define-fun |timer_core_Brtl#94| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#31| state) #b00000000000000000000000000000000 (|timer_core_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$204
(define-fun |timer_core_Brtl#95| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#48| state) (|timer_core_Brtl#94| state) (|timer_core_Brtl#93| state))) ; $auto$ghdl.cc:827:import_module$208
(define-fun |timer_core_Brtl#96| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#95| state) (|timer_core_Brtl#92| state))) ; $auto$ghdl.cc:827:import_module$211
(define-fun |timer_core_Brtl#97| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#53| state)) #b1) (|timer_core_Brtl#96| state) (|timer_core_Brtl#20| state))) ; $auto$ghdl.cc:827:import_module$214
(define-fun |timer_core_Brtl#98| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#29| state) (|timer_core_Brtl#30| state) (|timer_core_Brtl#97| state))) ; $auto$ghdl.cc:827:import_module$217
(define-fun |timer_core_Brtl#99| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#98| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$308
(define-fun |timer_core_Brtl_a| ((state |timer_core_Brtl_s|)) Bool true)
(define-fun |timer_core_Brtl_u| ((state |timer_core_Brtl_s|)) Bool 
  (|timer_core_Brtl_u 0| state)
)
(define-fun |timer_core_Brtl_i| ((state |timer_core_Brtl_s|)) Bool (and
  (= (|timer_core_Brtl#0| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$259
  (= (|timer_core_Brtl#1| state) #b0000000000000000) ; $auto$async2sync.cc:234:execute$261
  (= (= ((_ extract 0 0) (|timer_core_Brtl#2| state)) #b1) false) ; $auto$async2sync.cc:234:execute$263
  (= (= ((_ extract 0 0) (|timer_core_Brtl#3| state)) #b1) false) ; $auto$async2sync.cc:234:execute$265
  (= (= ((_ extract 0 0) (|timer_core_Brtl#4| state)) #b1) false) ; $auto$async2sync.cc:234:execute$267
  (= (= ((_ extract 0 0) (|timer_core_Brtl#5| state)) #b1) false) ; $auto$async2sync.cc:234:execute$269
))
(define-fun |timer_core_Brtl_h| ((state |timer_core_Brtl_s|)) Bool true)
(define-fun |timer_core_Brtl_t| ((state |timer_core_Brtl_s|) (next_state |timer_core_Brtl_s|)) Bool (and
  (= (|timer_core_Brtl#56| state) (|timer_core_Brtl#9| next_state)) ; :584 \_witness_.anyinit__584
  (= (|timer_core_Brtl#56| state) (|timer_core_Brtl#8| next_state)) ; :583 \_witness_.anyinit__583
  (= (|timer_core_Brtl#58| state) (|timer_core_Brtl#7| next_state)) ; :582 \_witness_.anyinit__582
  (= (|timer_core_Brtl#60| state) (|timer_core_Brtl#6| next_state)) ; :581 \_witness_.anyinit__581
  (= (|timer_core_Brtl#73| state) (|timer_core_Brtl#5| next_state)) ; :590 $auto$async2sync.cc:234:execute$269
  (= (|timer_core_Brtl#74| state) (|timer_core_Brtl#4| next_state)) ; :589 $auto$async2sync.cc:234:execute$267
  (= (|timer_core_Brtl#75| state) (|timer_core_Brtl#3| next_state)) ; :588 $auto$async2sync.cc:234:execute$265
  (= (|timer_core_Brtl#83| state) (|timer_core_Brtl#2| next_state)) ; :587 $auto$async2sync.cc:234:execute$263
  (= (|timer_core_Brtl#89| state) (|timer_core_Brtl#1| next_state)) ; :586 $auto$async2sync.cc:234:execute$261
  (= (|timer_core_Brtl#99| state) (|timer_core_Brtl#0| next_state)) ; :585 $auto$async2sync.cc:234:execute$259
)) ; end of module timer_core_Brtl
; yosys-smt2-module axi4lite_slave_adapter_Brtl_32_32
(declare-sort |axi4lite_slave_adapter_Brtl_32_32_s| 0)
(declare-fun |axi4lite_slave_adapter_Brtl_32_32_is| (|axi4lite_slave_adapter_Brtl_32_32_s|) Bool)
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#0 1 :228
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__228"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#0| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__228
; yosys-smt2-register _witness_.anyinit__228 1
; yosys-smt2-wire _witness_.anyinit__228 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__228| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#0| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#1 1 :229
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__229"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#1| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__229
; yosys-smt2-register _witness_.anyinit__229 1
; yosys-smt2-wire _witness_.anyinit__229 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__229| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#1| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#2 1 :230
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__230"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#2| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__230
; yosys-smt2-register _witness_.anyinit__230 1
; yosys-smt2-wire _witness_.anyinit__230 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__230| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#2| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#3 1 :231
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__231"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#3| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__231
; yosys-smt2-register _witness_.anyinit__231 1
; yosys-smt2-wire _witness_.anyinit__231 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__231| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#3| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#4 1 :232
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__232"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#4| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__232
; yosys-smt2-register _witness_.anyinit__232 1
; yosys-smt2-wire _witness_.anyinit__232 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__232| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#4| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#5 1 :233
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__233"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#5| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__233
; yosys-smt2-register _witness_.anyinit__233 1
; yosys-smt2-wire _witness_.anyinit__233 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__233| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#5| state)) #b1))
; yosys-smt2-anyinit axi4lite_slave_adapter_Brtl_32_32#6 32 :235
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__235"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#6| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \_witness_.anyinit__235
; yosys-smt2-register _witness_.anyinit__235 32
; yosys-smt2-wire _witness_.anyinit__235 32
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n _witness_.anyinit__235| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#6| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#7| (|axi4lite_slave_adapter_Brtl_32_32_s|) Bool) ; \aclk
; yosys-smt2-input aclk 1
; yosys-smt2-wire aclk 1
; yosys-smt2-clock aclk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n aclk| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (|axi4lite_slave_adapter_Brtl_32_32#7| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#8| (|axi4lite_slave_adapter_Brtl_32_32_s|) Bool) ; \aresetn
; yosys-smt2-input aresetn 1
; yosys-smt2-wire aresetn 1
; yosys-smt2-witness {"offset": 0, "path": ["\\aresetn"], "smtname": "aresetn", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n aresetn| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (|axi4lite_slave_adapter_Brtl_32_32#8| state))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#9| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#4| state) #b0)) ; \arready_i
; yosys-smt2-wire arready_i 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n arready_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#9| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#10| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#0| state) #b1)) ; \aw_en
; yosys-smt2-wire aw_en 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n aw_en| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#10| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#11| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#1| state) #b0)) ; \awready_i
; yosys-smt2-wire awready_i 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n awready_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#11| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#12| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#3| state) #b0)) ; \bvalid_i
; yosys-smt2-wire bvalid_i 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n bvalid_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#12| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#13| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#6| state) #b00000000000000000000000000000000)) ; \rdata_reg
; yosys-smt2-wire rdata_reg 32
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n rdata_reg| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#13| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#14| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \s_axi_araddr
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#15| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \s_axi_awaddr
(define-fun |axi4lite_slave_adapter_Brtl_32_32#16| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#11| state)) #b1) (|axi4lite_slave_adapter_Brtl_32_32#15| state) (|axi4lite_slave_adapter_Brtl_32_32#14| state))) ; \reg_addr
; yosys-smt2-output reg_addr 32
; yosys-smt2-wire reg_addr 32
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_addr| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#16| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#17| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 4)) ; \s_axi_wstrb
; yosys-smt2-output reg_be 4
; yosys-smt2-wire reg_be 4
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_be| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 4) (|axi4lite_slave_adapter_Brtl_32_32#17| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#18| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \reg_rdata
; yosys-smt2-input reg_rdata 32
; yosys-smt2-wire reg_rdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\reg_rdata"], "smtname": "reg_rdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_rdata| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#18| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#19| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \s_axi_arvalid
(define-fun |axi4lite_slave_adapter_Brtl_32_32#20| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#19| state) (|axi4lite_slave_adapter_Brtl_32_32#9| state))) ; $auto$ghdl.cc:827:import_module$38
(define-fun |axi4lite_slave_adapter_Brtl_32_32#21| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#20| state)) #b1) #b1 #b0)) ; \reg_re
; yosys-smt2-output reg_re 1
; yosys-smt2-wire reg_re 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_re| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#21| state)) #b1))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#22| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \s_axi_wdata
; yosys-smt2-output reg_wdata 32
; yosys-smt2-wire reg_wdata 32
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_wdata| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#22| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#23| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \s_axi_wvalid
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#24| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \s_axi_awvalid
(define-fun |axi4lite_slave_adapter_Brtl_32_32#25| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#24| state) (|axi4lite_slave_adapter_Brtl_32_32#11| state))) ; $auto$ghdl.cc:827:import_module$34
(define-fun |axi4lite_slave_adapter_Brtl_32_32#26| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#23| state) (|axi4lite_slave_adapter_Brtl_32_32#25| state))) ; $auto$ghdl.cc:827:import_module$35
(define-fun |axi4lite_slave_adapter_Brtl_32_32#27| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#26| state)) #b1) #b1 #b0)) ; \reg_we
; yosys-smt2-output reg_we 1
; yosys-smt2-wire reg_we 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n reg_we| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#27| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#28| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#5| state) #b0)) ; \rvalid_i
; yosys-smt2-wire rvalid_i 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n rvalid_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#28| state)) #b1))
; yosys-smt2-input s_axi_araddr 32
; yosys-smt2-wire s_axi_araddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_araddr"], "smtname": "s_axi_araddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_araddr| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#14| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#29| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 3)) ; \s_axi_arprot
; yosys-smt2-input s_axi_arprot 3
; yosys-smt2-wire s_axi_arprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_arprot"], "smtname": "s_axi_arprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_arprot| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 3) (|axi4lite_slave_adapter_Brtl_32_32#29| state))
; yosys-smt2-output s_axi_arready 1
; yosys-smt2-wire s_axi_arready 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_arready| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#9| state)) #b1))
; yosys-smt2-input s_axi_arvalid 1
; yosys-smt2-wire s_axi_arvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_arvalid"], "smtname": "s_axi_arvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_arvalid| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#19| state)) #b1))
; yosys-smt2-input s_axi_awaddr 32
; yosys-smt2-wire s_axi_awaddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_awaddr"], "smtname": "s_axi_awaddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_awaddr| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#15| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#30| (|axi4lite_slave_adapter_Brtl_32_32_s|) (_ BitVec 3)) ; \s_axi_awprot
; yosys-smt2-input s_axi_awprot 3
; yosys-smt2-wire s_axi_awprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_awprot"], "smtname": "s_axi_awprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_awprot| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 3) (|axi4lite_slave_adapter_Brtl_32_32#30| state))
; yosys-smt2-output s_axi_awready 1
; yosys-smt2-wire s_axi_awready 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_awready| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#11| state)) #b1))
; yosys-smt2-input s_axi_awvalid 1
; yosys-smt2-wire s_axi_awvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_awvalid"], "smtname": "s_axi_awvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_awvalid| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#24| state)) #b1))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#31| (|axi4lite_slave_adapter_Brtl_32_32_s|) Bool) ; \s_axi_bready
; yosys-smt2-input s_axi_bready 1
; yosys-smt2-wire s_axi_bready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_bready"], "smtname": "s_axi_bready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_bready| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (|axi4lite_slave_adapter_Brtl_32_32#31| state))
; yosys-smt2-output s_axi_bresp 2
; yosys-smt2-wire s_axi_bresp 2
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_bresp| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 2) #b00)
; yosys-smt2-output s_axi_bvalid 1
; yosys-smt2-wire s_axi_bvalid 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_bvalid| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#12| state)) #b1))
; yosys-smt2-output s_axi_rdata 32
; yosys-smt2-wire s_axi_rdata 32
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_rdata| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#13| state))
(declare-fun |axi4lite_slave_adapter_Brtl_32_32#32| (|axi4lite_slave_adapter_Brtl_32_32_s|) Bool) ; \s_axi_rready
; yosys-smt2-input s_axi_rready 1
; yosys-smt2-wire s_axi_rready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_rready"], "smtname": "s_axi_rready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_rready| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (|axi4lite_slave_adapter_Brtl_32_32#32| state))
; yosys-smt2-output s_axi_rresp 2
; yosys-smt2-wire s_axi_rresp 2
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_rresp| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 2) #b00)
; yosys-smt2-output s_axi_rvalid 1
; yosys-smt2-wire s_axi_rvalid 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_rvalid| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#28| state)) #b1))
; yosys-smt2-input s_axi_wdata 32
; yosys-smt2-wire s_axi_wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_wdata"], "smtname": "s_axi_wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_wdata| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|axi4lite_slave_adapter_Brtl_32_32#22| state))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#33| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#2| state) #b0)) ; \wready_i
; yosys-smt2-output s_axi_wready 1
; yosys-smt2-wire s_axi_wready 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_wready| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#33| state)) #b1))
; yosys-smt2-input s_axi_wstrb 4
; yosys-smt2-wire s_axi_wstrb 4
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_wstrb"], "smtname": "s_axi_wstrb", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_wstrb| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 4) (|axi4lite_slave_adapter_Brtl_32_32#17| state))
; yosys-smt2-input s_axi_wvalid 1
; yosys-smt2-wire s_axi_wvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s_axi_wvalid"], "smtname": "s_axi_wvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n s_axi_wvalid| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#23| state)) #b1))
; yosys-smt2-wire wready_i 1
(define-fun |axi4lite_slave_adapter_Brtl_32_32_n wready_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#33| state)) #b1))
(define-fun |axi4lite_slave_adapter_Brtl_32_32#34| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (ite (|axi4lite_slave_adapter_Brtl_32_32#7| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$342
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$343
(define-fun |axi4lite_slave_adapter_Brtl_32_32_u 0| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (or (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#34| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$343
(define-fun |axi4lite_slave_adapter_Brtl_32_32#35| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|axi4lite_slave_adapter_Brtl_32_32#28| state))) ; $auto$ghdl.cc:827:import_module$67
(define-fun |axi4lite_slave_adapter_Brtl_32_32#36| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#35| state) (|axi4lite_slave_adapter_Brtl_32_32#20| state))) ; $auto$ghdl.cc:827:import_module$73
(define-fun |axi4lite_slave_adapter_Brtl_32_32#37| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#36| state)) #b1) (|axi4lite_slave_adapter_Brtl_32_32#18| state) (|axi4lite_slave_adapter_Brtl_32_32#13| state))) ; $auto$ghdl.cc:827:import_module$83
(define-fun |axi4lite_slave_adapter_Brtl_32_32#38| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#37| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$298
(define-fun |axi4lite_slave_adapter_Brtl_32_32#39| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#28| state) (ite (|axi4lite_slave_adapter_Brtl_32_32#32| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$74
(define-fun |axi4lite_slave_adapter_Brtl_32_32#40| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#39| state)) #b1) #b0 (|axi4lite_slave_adapter_Brtl_32_32#28| state))) ; $auto$ghdl.cc:827:import_module$75
(define-fun |axi4lite_slave_adapter_Brtl_32_32#41| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#36| state)) #b1) #b1 (|axi4lite_slave_adapter_Brtl_32_32#40| state))) ; $auto$ghdl.cc:827:import_module$76
(define-fun |axi4lite_slave_adapter_Brtl_32_32#42| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#41| state) #b0)) ; $auto$rtlil.cc:3457:Mux$296
(define-fun |axi4lite_slave_adapter_Brtl_32_32#43| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|axi4lite_slave_adapter_Brtl_32_32#9| state))) ; $auto$ghdl.cc:827:import_module$65
(define-fun |axi4lite_slave_adapter_Brtl_32_32#44| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#19| state) (|axi4lite_slave_adapter_Brtl_32_32#43| state))) ; $auto$ghdl.cc:827:import_module$66
(define-fun |axi4lite_slave_adapter_Brtl_32_32#45| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#35| state) (|axi4lite_slave_adapter_Brtl_32_32#44| state))) ; $auto$ghdl.cc:827:import_module$68
(define-fun |axi4lite_slave_adapter_Brtl_32_32#46| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#45| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$69
(define-fun |axi4lite_slave_adapter_Brtl_32_32#47| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#46| state) #b0)) ; $auto$rtlil.cc:3457:Mux$294
(define-fun |axi4lite_slave_adapter_Brtl_32_32#48| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#12| state) (ite (|axi4lite_slave_adapter_Brtl_32_32#31| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$45
(define-fun |axi4lite_slave_adapter_Brtl_32_32#49| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#48| state)) #b1) #b0 (|axi4lite_slave_adapter_Brtl_32_32#12| state))) ; $auto$ghdl.cc:827:import_module$62
(define-fun |axi4lite_slave_adapter_Brtl_32_32#50| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|axi4lite_slave_adapter_Brtl_32_32#12| state))) ; $auto$ghdl.cc:827:import_module$59
(define-fun |axi4lite_slave_adapter_Brtl_32_32#51| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#33| state) (|axi4lite_slave_adapter_Brtl_32_32#25| state))) ; $auto$ghdl.cc:827:import_module$57
(define-fun |axi4lite_slave_adapter_Brtl_32_32#52| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#23| state) (|axi4lite_slave_adapter_Brtl_32_32#51| state))) ; $auto$ghdl.cc:827:import_module$58
(define-fun |axi4lite_slave_adapter_Brtl_32_32#53| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#50| state) (|axi4lite_slave_adapter_Brtl_32_32#52| state))) ; $auto$ghdl.cc:827:import_module$60
(define-fun |axi4lite_slave_adapter_Brtl_32_32#54| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#53| state)) #b1) #b1 (|axi4lite_slave_adapter_Brtl_32_32#49| state))) ; $auto$ghdl.cc:827:import_module$63
(define-fun |axi4lite_slave_adapter_Brtl_32_32#55| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#54| state) #b0)) ; $auto$rtlil.cc:3457:Mux$292
(define-fun |axi4lite_slave_adapter_Brtl_32_32#56| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|axi4lite_slave_adapter_Brtl_32_32#33| state))) ; $auto$ghdl.cc:827:import_module$50
(define-fun |axi4lite_slave_adapter_Brtl_32_32#57| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#23| state) (|axi4lite_slave_adapter_Brtl_32_32#56| state))) ; $auto$ghdl.cc:827:import_module$51
(define-fun |axi4lite_slave_adapter_Brtl_32_32#58| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#24| state) (|axi4lite_slave_adapter_Brtl_32_32#57| state))) ; $auto$ghdl.cc:827:import_module$52
(define-fun |axi4lite_slave_adapter_Brtl_32_32#59| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#10| state) (|axi4lite_slave_adapter_Brtl_32_32#58| state))) ; $auto$ghdl.cc:827:import_module$53
(define-fun |axi4lite_slave_adapter_Brtl_32_32#60| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#59| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$54
(define-fun |axi4lite_slave_adapter_Brtl_32_32#61| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#60| state) #b0)) ; $auto$rtlil.cc:3457:Mux$290
(define-fun |axi4lite_slave_adapter_Brtl_32_32#62| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|axi4lite_slave_adapter_Brtl_32_32#11| state))) ; $auto$ghdl.cc:827:import_module$41
(define-fun |axi4lite_slave_adapter_Brtl_32_32#63| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#24| state) (|axi4lite_slave_adapter_Brtl_32_32#62| state))) ; $auto$ghdl.cc:827:import_module$42
(define-fun |axi4lite_slave_adapter_Brtl_32_32#64| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#23| state) (|axi4lite_slave_adapter_Brtl_32_32#63| state))) ; $auto$ghdl.cc:827:import_module$43
(define-fun |axi4lite_slave_adapter_Brtl_32_32#65| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|axi4lite_slave_adapter_Brtl_32_32#10| state) (|axi4lite_slave_adapter_Brtl_32_32#64| state))) ; $auto$ghdl.cc:827:import_module$44
(define-fun |axi4lite_slave_adapter_Brtl_32_32#66| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#65| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$48
(define-fun |axi4lite_slave_adapter_Brtl_32_32#67| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#66| state) #b0)) ; $auto$rtlil.cc:3457:Mux$288
(define-fun |axi4lite_slave_adapter_Brtl_32_32#68| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#48| state)) #b1) #b1 (|axi4lite_slave_adapter_Brtl_32_32#10| state))) ; $auto$ghdl.cc:827:import_module$46
(define-fun |axi4lite_slave_adapter_Brtl_32_32#69| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|axi4lite_slave_adapter_Brtl_32_32#65| state)) #b1) #b0 (|axi4lite_slave_adapter_Brtl_32_32#68| state))) ; $auto$ghdl.cc:827:import_module$47
(define-fun |axi4lite_slave_adapter_Brtl_32_32#70| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (|axi4lite_slave_adapter_Brtl_32_32#8| state) (|axi4lite_slave_adapter_Brtl_32_32#69| state) #b1)) ; $auto$rtlil.cc:3457:Mux$286
(define-fun |axi4lite_slave_adapter_Brtl_32_32_a| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |axi4lite_slave_adapter_Brtl_32_32_u| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool 
  (|axi4lite_slave_adapter_Brtl_32_32_u 0| state)
)
(define-fun |axi4lite_slave_adapter_Brtl_32_32_i| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |axi4lite_slave_adapter_Brtl_32_32_h| ((state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |axi4lite_slave_adapter_Brtl_32_32_t| ((state |axi4lite_slave_adapter_Brtl_32_32_s|) (next_state |axi4lite_slave_adapter_Brtl_32_32_s|)) Bool (and
  (= (|axi4lite_slave_adapter_Brtl_32_32#38| state) (|axi4lite_slave_adapter_Brtl_32_32#6| next_state)) ; :235 \_witness_.anyinit__235
  (= (|axi4lite_slave_adapter_Brtl_32_32#42| state) (|axi4lite_slave_adapter_Brtl_32_32#5| next_state)) ; :233 \_witness_.anyinit__233
  (= (|axi4lite_slave_adapter_Brtl_32_32#47| state) (|axi4lite_slave_adapter_Brtl_32_32#4| next_state)) ; :232 \_witness_.anyinit__232
  (= (|axi4lite_slave_adapter_Brtl_32_32#55| state) (|axi4lite_slave_adapter_Brtl_32_32#3| next_state)) ; :231 \_witness_.anyinit__231
  (= (|axi4lite_slave_adapter_Brtl_32_32#61| state) (|axi4lite_slave_adapter_Brtl_32_32#2| next_state)) ; :230 \_witness_.anyinit__230
  (= (|axi4lite_slave_adapter_Brtl_32_32#67| state) (|axi4lite_slave_adapter_Brtl_32_32#1| next_state)) ; :229 \_witness_.anyinit__229
  (= (|axi4lite_slave_adapter_Brtl_32_32#70| state) (|axi4lite_slave_adapter_Brtl_32_32#0| next_state)) ; :228 \_witness_.anyinit__228
)) ; end of module axi4lite_slave_adapter_Brtl_32_32
; yosys-smt2-module timer_axi
(declare-sort |timer_axi_s| 0)
(declare-fun |timer_axi_is| (|timer_axi_s|) Bool)
(declare-fun |timer_axi#0| (|timer_axi_s|) Bool) ; \aclk
; yosys-smt2-input aclk 1
; yosys-smt2-wire aclk 1
; yosys-smt2-clock aclk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\aclk"], "smtname": "aclk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n aclk| ((state |timer_axi_s|)) Bool (|timer_axi#0| state))
; yosys-smt2-cell axi4lite_slave_adapter_Brtl_32_32 u_axi_adapter
; yosys-smt2-witness {"path": ["\\u_axi_adapter"], "smtname": "u_axi_adapter", "type": "cell"}
(declare-fun |timer_axi#1| (|timer_axi_s|) (_ BitVec 32)) ; \reg_addr
(declare-fun |timer_axi#2| (|timer_axi_s|) (_ BitVec 4)) ; $auto$ghdl.cc:827:import_module$13
(declare-fun |timer_axi#3| (|timer_axi_s|) Bool) ; \reg_re
(declare-fun |timer_axi#4| (|timer_axi_s|) (_ BitVec 32)) ; \reg_wdata
(declare-fun |timer_axi#5| (|timer_axi_s|) Bool) ; \reg_we
(declare-fun |timer_axi#6| (|timer_axi_s|) Bool) ; \arready
(declare-fun |timer_axi#7| (|timer_axi_s|) Bool) ; \awready
(declare-fun |timer_axi#8| (|timer_axi_s|) (_ BitVec 2)) ; \bresp
(declare-fun |timer_axi#9| (|timer_axi_s|) Bool) ; \bvalid
(declare-fun |timer_axi#10| (|timer_axi_s|) (_ BitVec 32)) ; \rdata
(declare-fun |timer_axi#11| (|timer_axi_s|) (_ BitVec 2)) ; \rresp
(declare-fun |timer_axi#12| (|timer_axi_s|) Bool) ; \rvalid
(declare-fun |timer_axi#13| (|timer_axi_s|) Bool) ; \wready
(declare-fun |timer_axi_h u_axi_adapter| (|timer_axi_s|) |axi4lite_slave_adapter_Brtl_32_32_s|)
; yosys-smt2-wire addr 6
(define-fun |timer_axi_n addr| ((state |timer_axi_s|)) (_ BitVec 6) ((_ extract 5 0) (|timer_axi#1| state)))
(declare-fun |timer_axi#14| (|timer_axi_s|) (_ BitVec 32)) ; \araddr
; yosys-smt2-input araddr 32
; yosys-smt2-wire araddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\araddr"], "smtname": "araddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n araddr| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#14| state))
(declare-fun |timer_axi#15| (|timer_axi_s|) Bool) ; \aresetn
; yosys-smt2-input aresetn 1
; yosys-smt2-wire aresetn 1
; yosys-smt2-witness {"offset": 0, "path": ["\\aresetn"], "smtname": "aresetn", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n aresetn| ((state |timer_axi_s|)) Bool (|timer_axi#15| state))
(declare-fun |timer_axi#16| (|timer_axi_s|) (_ BitVec 3)) ; \arprot
; yosys-smt2-input arprot 3
; yosys-smt2-wire arprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\arprot"], "smtname": "arprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |timer_axi_n arprot| ((state |timer_axi_s|)) (_ BitVec 3) (|timer_axi#16| state))
; yosys-smt2-output arready 1
; yosys-smt2-wire arready 1
(define-fun |timer_axi_n arready| ((state |timer_axi_s|)) Bool (|timer_axi#6| state))
(declare-fun |timer_axi#17| (|timer_axi_s|) Bool) ; \arvalid
; yosys-smt2-input arvalid 1
; yosys-smt2-wire arvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\arvalid"], "smtname": "arvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n arvalid| ((state |timer_axi_s|)) Bool (|timer_axi#17| state))
(declare-fun |timer_axi#18| (|timer_axi_s|) (_ BitVec 32)) ; \awaddr
; yosys-smt2-input awaddr 32
; yosys-smt2-wire awaddr 32
; yosys-smt2-witness {"offset": 0, "path": ["\\awaddr"], "smtname": "awaddr", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n awaddr| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#18| state))
(declare-fun |timer_axi#19| (|timer_axi_s|) (_ BitVec 3)) ; \awprot
; yosys-smt2-input awprot 3
; yosys-smt2-wire awprot 3
; yosys-smt2-witness {"offset": 0, "path": ["\\awprot"], "smtname": "awprot", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |timer_axi_n awprot| ((state |timer_axi_s|)) (_ BitVec 3) (|timer_axi#19| state))
; yosys-smt2-output awready 1
; yosys-smt2-wire awready 1
(define-fun |timer_axi_n awready| ((state |timer_axi_s|)) Bool (|timer_axi#7| state))
(declare-fun |timer_axi#20| (|timer_axi_s|) Bool) ; \awvalid
; yosys-smt2-input awvalid 1
; yosys-smt2-wire awvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\awvalid"], "smtname": "awvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n awvalid| ((state |timer_axi_s|)) Bool (|timer_axi#20| state))
(declare-fun |timer_axi#21| (|timer_axi_s|) Bool) ; \bready
; yosys-smt2-input bready 1
; yosys-smt2-wire bready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\bready"], "smtname": "bready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n bready| ((state |timer_axi_s|)) Bool (|timer_axi#21| state))
; yosys-smt2-output bresp 2
; yosys-smt2-wire bresp 2
(define-fun |timer_axi_n bresp| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#8| state))
; yosys-smt2-output bvalid 1
; yosys-smt2-wire bvalid 1
(define-fun |timer_axi_n bvalid| ((state |timer_axi_s|)) Bool (|timer_axi#9| state))
(declare-fun |timer_axi#22| (|timer_axi_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n capture_i| ((state |timer_axi_s|)) Bool (|timer_axi#22| state))
; yosys-smt2-cell timer_core_Brtl u_timer_core
; yosys-smt2-witness {"path": ["\\u_timer_core"], "smtname": "u_timer_core", "type": "cell"}
(declare-fun |timer_axi#23| (|timer_axi_s|) Bool) ; \capture_stb
(declare-fun |timer_axi#24| (|timer_axi_s|) (_ BitVec 32)) ; \capture_val
(declare-fun |timer_axi#25| (|timer_axi_s|) (_ BitVec 32)) ; \current_val
(declare-fun |timer_axi#26| (|timer_axi_s|) Bool) ; \core_irq_pulse
(declare-fun |timer_axi#27| (|timer_axi_s|) Bool) ; \pwm_o
(declare-fun |timer_axi#28| (|timer_axi_s|) Bool) ; \trigger_o
(declare-fun |timer_axi_h u_timer_core| (|timer_axi_s|) |timer_core_Brtl_s|)
; yosys-smt2-wire capture_stb 1
(define-fun |timer_axi_n capture_stb| ((state |timer_axi_s|)) Bool (|timer_axi#23| state))
; yosys-smt2-wire capture_val 32
(define-fun |timer_axi_n capture_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#24| state))
; yosys-smt2-cell timer_regs_Brtl u_timer_regs
; yosys-smt2-witness {"path": ["\\u_timer_regs"], "smtname": "u_timer_regs", "type": "cell"}
(declare-fun |timer_axi#29| (|timer_axi_s|) Bool) ; $auto$ghdl.cc:827:import_module$21
(declare-fun |timer_axi#30| (|timer_axi_s|) (_ BitVec 32)) ; \cmp_val
(declare-fun |timer_axi#31| (|timer_axi_s|) Bool) ; \dir
(declare-fun |timer_axi#32| (|timer_axi_s|) Bool) ; \en
(declare-fun |timer_axi#33| (|timer_axi_s|) Bool) ; \ext_en
(declare-fun |timer_axi#34| (|timer_axi_s|) Bool) ; \irq
(declare-fun |timer_axi#35| (|timer_axi_s|) Bool) ; \load_cmd
(declare-fun |timer_axi#36| (|timer_axi_s|) (_ BitVec 32)) ; \load_val
(declare-fun |timer_axi#37| (|timer_axi_s|) Bool) ; \mode
(declare-fun |timer_axi#38| (|timer_axi_s|) Bool) ; \pre_en
(declare-fun |timer_axi#39| (|timer_axi_s|) (_ BitVec 16)) ; \pre_val
(declare-fun |timer_axi#40| (|timer_axi_s|) Bool) ; \pwm_en
(declare-fun |timer_axi#41| (|timer_axi_s|) (_ BitVec 32)) ; \reg_rdata_wire
(declare-fun |timer_axi_h u_timer_regs| (|timer_axi_s|) |timer_regs_Brtl_s|)
; yosys-smt2-wire cmp_val 32
(define-fun |timer_axi_n cmp_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#30| state))
; yosys-smt2-wire core_intr 1
(define-fun |timer_axi_n core_intr| ((state |timer_axi_s|)) Bool (|timer_axi#34| state))
; yosys-smt2-wire core_irq_pulse 1
(define-fun |timer_axi_n core_irq_pulse| ((state |timer_axi_s|)) Bool (|timer_axi#26| state))
(define-fun |timer_axi#42| ((state |timer_axi_s|)) (_ BitVec 1) (bvor (ite (|timer_axi#5| state) #b1 #b0) (ite (|timer_axi#3| state) #b1 #b0))) ; \cs
; yosys-smt2-wire cs 1
(define-fun |timer_axi_n cs| ((state |timer_axi_s|)) Bool (= ((_ extract 0 0) (|timer_axi#42| state)) #b1))
; yosys-smt2-wire current_val 32
(define-fun |timer_axi_n current_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#25| state))
; yosys-smt2-wire dir 1
(define-fun |timer_axi_n dir| ((state |timer_axi_s|)) Bool (|timer_axi#31| state))
; yosys-smt2-wire en 1
(define-fun |timer_axi_n en| ((state |timer_axi_s|)) Bool (|timer_axi#32| state))
; yosys-smt2-wire ext_en 1
(define-fun |timer_axi_n ext_en| ((state |timer_axi_s|)) Bool (|timer_axi#33| state))
(declare-fun |timer_axi#43| (|timer_axi_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n ext_meas_i| ((state |timer_axi_s|)) Bool (|timer_axi#43| state))
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_axi_n irq| ((state |timer_axi_s|)) Bool (|timer_axi#34| state))
; yosys-smt2-wire load_cmd 1
(define-fun |timer_axi_n load_cmd| ((state |timer_axi_s|)) Bool (|timer_axi#35| state))
; yosys-smt2-wire load_val 32
(define-fun |timer_axi_n load_val| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#36| state))
; yosys-smt2-wire mode 1
(define-fun |timer_axi_n mode| ((state |timer_axi_s|)) Bool (|timer_axi#37| state))
; yosys-smt2-wire pre_en 1
(define-fun |timer_axi_n pre_en| ((state |timer_axi_s|)) Bool (|timer_axi#38| state))
; yosys-smt2-wire pre_val 16
(define-fun |timer_axi_n pre_val| ((state |timer_axi_s|)) (_ BitVec 16) (|timer_axi#39| state))
; yosys-smt2-wire pwm_en 1
(define-fun |timer_axi_n pwm_en| ((state |timer_axi_s|)) Bool (|timer_axi#40| state))
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_axi_n pwm_o| ((state |timer_axi_s|)) Bool (|timer_axi#27| state))
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_axi_n rdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#10| state))
; yosys-smt2-wire reg_addr 32
(define-fun |timer_axi_n reg_addr| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#1| state))
; yosys-smt2-wire reg_rdata 32
(define-fun |timer_axi_n reg_rdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#41| state))
; yosys-smt2-wire reg_rdata_wire 32
(define-fun |timer_axi_n reg_rdata_wire| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#41| state))
; yosys-smt2-wire reg_re 1
(define-fun |timer_axi_n reg_re| ((state |timer_axi_s|)) Bool (|timer_axi#3| state))
; yosys-smt2-wire reg_wdata 32
(define-fun |timer_axi_n reg_wdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#4| state))
; yosys-smt2-wire reg_we 1
(define-fun |timer_axi_n reg_we| ((state |timer_axi_s|)) Bool (|timer_axi#5| state))
(declare-fun |timer_axi#44| (|timer_axi_s|) Bool) ; \rready
; yosys-smt2-input rready 1
; yosys-smt2-wire rready 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rready"], "smtname": "rready", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n rready| ((state |timer_axi_s|)) Bool (|timer_axi#44| state))
; yosys-smt2-output rresp 2
; yosys-smt2-wire rresp 2
(define-fun |timer_axi_n rresp| ((state |timer_axi_s|)) (_ BitVec 2) (|timer_axi#11| state))
; yosys-smt2-output rvalid 1
; yosys-smt2-wire rvalid 1
(define-fun |timer_axi_n rvalid| ((state |timer_axi_s|)) Bool (|timer_axi#12| state))
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_axi_n trigger_o| ((state |timer_axi_s|)) Bool (|timer_axi#28| state))
; yosys-smt2-wire u_timer_core:91 32
(define-fun |timer_axi_n u_timer_core:91| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#25| state))
; yosys-smt2-wire u_timer_core:92 32
(define-fun |timer_axi_n u_timer_core:92| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#24| state))
; yosys-smt2-wire u_timer_core:93 1
(define-fun |timer_axi_n u_timer_core:93| ((state |timer_axi_s|)) Bool (|timer_axi#23| state))
; yosys-smt2-wire u_timer_core:94 1
(define-fun |timer_axi_n u_timer_core:94| ((state |timer_axi_s|)) Bool (|timer_axi#27| state))
; yosys-smt2-wire u_timer_core:95 1
(define-fun |timer_axi_n u_timer_core:95| ((state |timer_axi_s|)) Bool (|timer_axi#28| state))
; yosys-smt2-wire u_timer_core:96 1
(define-fun |timer_axi_n u_timer_core:96| ((state |timer_axi_s|)) Bool (|timer_axi#26| state))
; yosys-smt2-wire u_timer_regs:52 32
(define-fun |timer_axi_n u_timer_regs:52| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#41| state))
; yosys-smt2-wire u_timer_regs:53 1
(define-fun |timer_axi_n u_timer_regs:53| ((state |timer_axi_s|)) Bool (|timer_axi#32| state))
; yosys-smt2-wire u_timer_regs:54 1
(define-fun |timer_axi_n u_timer_regs:54| ((state |timer_axi_s|)) Bool (|timer_axi#37| state))
; yosys-smt2-wire u_timer_regs:55 1
(define-fun |timer_axi_n u_timer_regs:55| ((state |timer_axi_s|)) Bool (|timer_axi#31| state))
; yosys-smt2-wire u_timer_regs:56 1
(define-fun |timer_axi_n u_timer_regs:56| ((state |timer_axi_s|)) Bool (|timer_axi#40| state))
; yosys-smt2-wire u_timer_regs:57 1
(define-fun |timer_axi_n u_timer_regs:57| ((state |timer_axi_s|)) Bool (|timer_axi#33| state))
; yosys-smt2-wire u_timer_regs:59 1
(define-fun |timer_axi_n u_timer_regs:59| ((state |timer_axi_s|)) Bool (|timer_axi#38| state))
; yosys-smt2-wire u_timer_regs:60 16
(define-fun |timer_axi_n u_timer_regs:60| ((state |timer_axi_s|)) (_ BitVec 16) (|timer_axi#39| state))
; yosys-smt2-wire u_timer_regs:61 32
(define-fun |timer_axi_n u_timer_regs:61| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#36| state))
; yosys-smt2-wire u_timer_regs:62 32
(define-fun |timer_axi_n u_timer_regs:62| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#30| state))
; yosys-smt2-wire u_timer_regs:63 1
(define-fun |timer_axi_n u_timer_regs:63| ((state |timer_axi_s|)) Bool (|timer_axi#35| state))
; yosys-smt2-wire u_timer_regs:64 1
(define-fun |timer_axi_n u_timer_regs:64| ((state |timer_axi_s|)) Bool (|timer_axi#34| state))
(declare-fun |timer_axi#45| (|timer_axi_s|) (_ BitVec 32)) ; \wdata
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_axi_n wdata| ((state |timer_axi_s|)) (_ BitVec 32) (|timer_axi#45| state))
; yosys-smt2-wire we 1
(define-fun |timer_axi_n we| ((state |timer_axi_s|)) Bool (|timer_axi#5| state))
; yosys-smt2-output wready 1
; yosys-smt2-wire wready 1
(define-fun |timer_axi_n wready| ((state |timer_axi_s|)) Bool (|timer_axi#13| state))
(declare-fun |timer_axi#46| (|timer_axi_s|) (_ BitVec 4)) ; \wstrb
; yosys-smt2-input wstrb 4
; yosys-smt2-wire wstrb 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wstrb"], "smtname": "wstrb", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |timer_axi_n wstrb| ((state |timer_axi_s|)) (_ BitVec 4) (|timer_axi#46| state))
(declare-fun |timer_axi#47| (|timer_axi_s|) Bool) ; \wvalid
; yosys-smt2-input wvalid 1
; yosys-smt2-wire wvalid 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wvalid"], "smtname": "wvalid", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_axi_n wvalid| ((state |timer_axi_s|)) Bool (|timer_axi#47| state))
(define-fun |timer_axi#48| ((state |timer_axi_s|)) (_ BitVec 1) (bvnot (ite (|timer_axi#0| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$345
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$346
(define-fun |timer_axi_u 0| ((state |timer_axi_s|)) Bool (or (= ((_ extract 0 0) (|timer_axi#48| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$346
(define-fun |timer_axi_a| ((state |timer_axi_s|)) Bool (and
  (|timer_regs_Brtl_a| (|timer_axi_h u_timer_regs| state))
  (|timer_core_Brtl_a| (|timer_axi_h u_timer_core| state))
  (|axi4lite_slave_adapter_Brtl_32_32_a| (|timer_axi_h u_axi_adapter| state))
))
(define-fun |timer_axi_u| ((state |timer_axi_s|)) Bool (and
  (|timer_axi_u 0| state)
  (|timer_regs_Brtl_u| (|timer_axi_h u_timer_regs| state))
  (|timer_core_Brtl_u| (|timer_axi_h u_timer_core| state))
  (|axi4lite_slave_adapter_Brtl_32_32_u| (|timer_axi_h u_axi_adapter| state))
))
(define-fun |timer_axi_i| ((state |timer_axi_s|)) Bool (and
  (|timer_regs_Brtl_i| (|timer_axi_h u_timer_regs| state))
  (|timer_core_Brtl_i| (|timer_axi_h u_timer_core| state))
  (|axi4lite_slave_adapter_Brtl_32_32_i| (|timer_axi_h u_axi_adapter| state))
))
(define-fun |timer_axi_h| ((state |timer_axi_s|)) Bool (and
  (= (|timer_axi_is| state) (|timer_regs_Brtl_is| (|timer_axi_h u_timer_regs| state)))
  (= ((_ extract 5 0) (|timer_axi#1| state)) (|timer_regs_Brtl_n addr| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.addr
  (= (|timer_axi#29| state) (|timer_regs_Brtl_n cap_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.cap_en
  (= (|timer_axi#23| state) (|timer_regs_Brtl_n capture_stb| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.capture_stb
  (= (|timer_axi#24| state) (|timer_regs_Brtl_n capture_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.capture_val
  (= (|timer_axi#0| state) (|timer_regs_Brtl_n clk| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.clk
  (= (|timer_axi#30| state) (|timer_regs_Brtl_n cmp_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.cmp_val
  (= (|timer_axi#26| state) (|timer_regs_Brtl_n core_irq| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.core_irq
  (= (= ((_ extract 0 0) (|timer_axi#42| state)) #b1) (|timer_regs_Brtl_n cs| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.cs
  (= (|timer_axi#25| state) (|timer_regs_Brtl_n current_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.current_val
  (= (|timer_axi#31| state) (|timer_regs_Brtl_n dir| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.dir
  (= (|timer_axi#32| state) (|timer_regs_Brtl_n en| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.en
  (= (|timer_axi#33| state) (|timer_regs_Brtl_n ext_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.ext_en
  (= (|timer_axi#34| state) (|timer_regs_Brtl_n intr_o| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.intr_o
  (= (|timer_axi#35| state) (|timer_regs_Brtl_n load_cmd| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.load_cmd
  (= (|timer_axi#36| state) (|timer_regs_Brtl_n load_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.load_val
  (= (|timer_axi#37| state) (|timer_regs_Brtl_n mode| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.mode
  (= (|timer_axi#38| state) (|timer_regs_Brtl_n pre_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.pre_en
  (= (|timer_axi#39| state) (|timer_regs_Brtl_n pre_val| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.pre_val
  (= (|timer_axi#40| state) (|timer_regs_Brtl_n pwm_en| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.pwm_en
  (= (|timer_axi#41| state) (|timer_regs_Brtl_n rdata| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.rdata
  (= (|timer_axi#15| state) (|timer_regs_Brtl_n rst_n| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.rst_n
  (= (|timer_axi#4| state) (|timer_regs_Brtl_n wdata| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.wdata
  (= (|timer_axi#5| state) (|timer_regs_Brtl_n we| (|timer_axi_h u_timer_regs| state))) ; timer_regs_Brtl.we
  (= (|timer_axi_is| state) (|timer_core_Brtl_is| (|timer_axi_h u_timer_core| state)))
  (= (|timer_axi#22| state) (|timer_core_Brtl_n capture_i| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.capture_i
  (= (|timer_axi#23| state) (|timer_core_Brtl_n capture_stb| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.capture_stb
  (= (|timer_axi#24| state) (|timer_core_Brtl_n capture_val| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.capture_val
  (= (|timer_axi#0| state) (|timer_core_Brtl_n clk| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.clk
  (= (|timer_axi#30| state) (|timer_core_Brtl_n cmp_val| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.cmp_val
  (= (|timer_axi#25| state) (|timer_core_Brtl_n current_val| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.current_val
  (= (|timer_axi#31| state) (|timer_core_Brtl_n dir| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.dir
  (= (|timer_axi#32| state) (|timer_core_Brtl_n en| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.en
  (= (|timer_axi#33| state) (|timer_core_Brtl_n ext_en| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.ext_en
  (= (|timer_axi#43| state) (|timer_core_Brtl_n ext_meas_i| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.ext_meas_i
  (= (|timer_axi#26| state) (|timer_core_Brtl_n irq| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.irq
  (= (|timer_axi#35| state) (|timer_core_Brtl_n load_cmd| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.load_cmd
  (= (|timer_axi#36| state) (|timer_core_Brtl_n load_val| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.load_val
  (= (|timer_axi#37| state) (|timer_core_Brtl_n mode| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.mode
  (= (|timer_axi#38| state) (|timer_core_Brtl_n pre_en| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.pre_en
  (= (|timer_axi#39| state) (|timer_core_Brtl_n pre_val| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.pre_val
  (= (|timer_axi#40| state) (|timer_core_Brtl_n pwm_en| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.pwm_en
  (= (|timer_axi#27| state) (|timer_core_Brtl_n pwm_o| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.pwm_o
  (= (|timer_axi#15| state) (|timer_core_Brtl_n rst_n| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.rst_n
  (= (|timer_axi#28| state) (|timer_core_Brtl_n trigger_o| (|timer_axi_h u_timer_core| state))) ; timer_core_Brtl.trigger_o
  (= (|timer_axi_is| state) (|axi4lite_slave_adapter_Brtl_32_32_is| (|timer_axi_h u_axi_adapter| state)))
  (= (|timer_axi#0| state) (|axi4lite_slave_adapter_Brtl_32_32_n aclk| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.aclk
  (= (|timer_axi#15| state) (|axi4lite_slave_adapter_Brtl_32_32_n aresetn| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.aresetn
  (= (|timer_axi#1| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_addr| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_addr
  (= (|timer_axi#2| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_be| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_be
  (= (|timer_axi#41| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_rdata| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_rdata
  (= (|timer_axi#3| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_re| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_re
  (= (|timer_axi#4| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_wdata| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_wdata
  (= (|timer_axi#5| state) (|axi4lite_slave_adapter_Brtl_32_32_n reg_we| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.reg_we
  (= (|timer_axi#14| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_araddr| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_araddr
  (= (|timer_axi#16| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_arprot| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_arprot
  (= (|timer_axi#6| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_arready| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_arready
  (= (|timer_axi#17| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_arvalid| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_arvalid
  (= (|timer_axi#18| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_awaddr| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_awaddr
  (= (|timer_axi#19| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_awprot| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_awprot
  (= (|timer_axi#7| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_awready| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_awready
  (= (|timer_axi#20| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_awvalid| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_awvalid
  (= (|timer_axi#21| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_bready| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_bready
  (= (|timer_axi#8| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_bresp| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_bresp
  (= (|timer_axi#9| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_bvalid| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_bvalid
  (= (|timer_axi#10| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_rdata| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_rdata
  (= (|timer_axi#44| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_rready| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_rready
  (= (|timer_axi#11| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_rresp| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_rresp
  (= (|timer_axi#12| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_rvalid| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_rvalid
  (= (|timer_axi#45| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_wdata| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_wdata
  (= (|timer_axi#13| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_wready| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_wready
  (= (|timer_axi#46| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_wstrb| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_wstrb
  (= (|timer_axi#47| state) (|axi4lite_slave_adapter_Brtl_32_32_n s_axi_wvalid| (|timer_axi_h u_axi_adapter| state))) ; axi4lite_slave_adapter_Brtl_32_32.s_axi_wvalid
  (|timer_regs_Brtl_h| (|timer_axi_h u_timer_regs| state))
  (|timer_core_Brtl_h| (|timer_axi_h u_timer_core| state))
  (|axi4lite_slave_adapter_Brtl_32_32_h| (|timer_axi_h u_axi_adapter| state))
))
(define-fun |timer_axi_t| ((state |timer_axi_s|) (next_state |timer_axi_s|)) Bool (and
  (|timer_regs_Brtl_t| (|timer_axi_h u_timer_regs| state) (|timer_axi_h u_timer_regs| next_state))
  (|timer_core_Brtl_t| (|timer_axi_h u_timer_core| state) (|timer_axi_h u_timer_core| next_state))
  (|axi4lite_slave_adapter_Brtl_32_32_t| (|timer_axi_h u_axi_adapter| state) (|timer_axi_h u_axi_adapter| next_state))
)) ; end of module timer_axi
; yosys-smt2-topmod timer_axi
; end of yosys output
