csl_enum je {
	em,
	jj,
	cw,
	rx,
	ve,
	mv,
	ew,
	qq,
	ep,
	tq,
	kf,
	wh
};
csl_enum hy {
	ve = 3,
	wh = 94,
	ic = 71,
	vt = 83,
	lx = 24,
	sf = 59,
	yr = 7,
	jl = 71,
	pq = 15,
	ki = 72,
	ho = 65,
	xd = 48
};
csl_isa_instruction_format ow{
    ow( ){
     set_width( 3);
     generate_decoder( jrbq);
  }
}
;
csl_isa ru{
    ru( ){
     set_decoder_name( "fd");
     set_decoder_out_name_prefix( "vf");
     set_decoder_out_name_suffix( "or");
     generate_decoder( jr);
     print( isa.txt);
  }
}
;
csl_fifo xb{
   xb( ){
     add_logic( almost_full, 2);
  }
}
;
csl_memory_map_page fo{
    fo( ){
     set_address_increment( 0);
     set_next_address( 5);
     set_access_rights( none, access_read_write);
     add_reserved_address_range( 4, 6);
     add( xb, "rd", 6);
     get_lower_bound( );
     get_upper_bound( );
     get_data_word_wodth( );
     set_aligment( 9);
     get_endianess( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page ub{
  fo ex;
  fo ra;
    ub( ){
     add_address_range( 3, 2);
     get_address_increment( );
     set_next_address( 4);
     set_access_rights( access_write, access_read);
     add( xb, "ri");
     add( fo);
     get_lower_bound( );
     set_aligment( 7);
     get_aligment( );
     set_endianess( big_endianbig_endian);
     get_endianess( );
     set_symbol_max_lenght( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page ud{
    ud( ){
     set_address_increment( 7);
     get_address_increment( );
     set_next_address( 4);
     get_next_address( );
     add( ub);
     get_aligment( );
     set_endianess( big_endian);
     get_symbol_lenght( );
  }
}
;
csl_memory_map xk{
    xk( ){
     set_top_unit( bg);
ud.set_access_rights_enum( foub); 
     set_data_word_width( 9);
     get_data_word_width( );
     set_prefix( fj);
     set_suffix( hi);
  }
}
;
csl_register an{
    an( ){
     set_address( xk, );
     set_atribute( read);
     add_logic( neg_output);
     add_logic( rd_en);
     add_logic( wr_en);
     init_value( 7);
     set_end_value( 9);
     set_start_value( 1);
     add_logic( dec_signal);
  }
}
;
