# Verilog HDL code and Finite State Machine (FSM) for a simple ATM
Verilog HDL code and Finite State Machine (FSM) for a simple ATM


Creately project for the Finite State Machine:

https://app.creately.com/diagram/RHnw6gupn9B/view

