Simulator report for LC3
Tue May 26 21:23:19 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 650 nodes    ;
; Simulation Coverage         ;      20.52 % ;
; Total Number of Transitions ; 1703         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C6Q240C8  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Timing       ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; test/LC3.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      20.52 % ;
; Total nodes checked                                 ; 650          ;
; Total output ports checked                          ; 814          ;
; Total output ports with complete 1/0-value coverage ; 167          ;
; Total output ports with no 1/0-value coverage       ; 593          ;
; Total output ports with no 1-value coverage         ; 596          ;
; Total output ports with no 0-value coverage         ; 644          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                                     ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |LC3|lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|counter_cella0 ; |LC3|lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|counter_cella0~COUT        ; cout0            ;
; |LC3|lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|counter_cella0 ; |LC3|lpm_counter0:stage_counter|lpm_counter:lpm_counter_component|cntr_hci:auto_generated|counter_cella0~COUTCOUT1_3 ; cout1            ;
; |LC3|control:control_inst|Mux1~0                                                                         ; |LC3|control:control_inst|Mux1~0                                                                                     ; combout          ;
; |LC3|control:control_inst|Mux0~0                                                                         ; |LC3|control:control_inst|Mux0~0                                                                                     ; combout          ;
; |LC3|control:control_inst|Mux1~1                                                                         ; |LC3|control:control_inst|Mux1~1                                                                                     ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~1                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~1                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~1                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~1                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~1                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~1                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~1                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~1                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~0                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~0                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~1                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~1                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~2                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~2                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~3                                                                  ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3~32                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~32                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3~33                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~33                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[0]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~34                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7~32                                                ; |LC3|Registers:registers_inst|register_file:regfile|R7~32                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6~32                                                ; |LC3|Registers:registers_inst|register_file:regfile|R6~32                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0~48                                                ; |LC3|Registers:registers_inst|register_file:regfile|R0~48                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux15~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux15~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[1]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~35                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux14~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux14~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[2]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~36                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux13~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux13~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[3]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~37                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[4]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~38                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux11~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux11~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux9~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux9~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[7]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~41                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux8~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux8~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[8]                                                ; |LC3|Registers:registers_inst|register_file:regfile|R3~42                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux7~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux7~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux6~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux6~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[10]                                               ; |LC3|Registers:registers_inst|register_file:regfile|R3~44                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux5~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux5~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[11]                                               ; |LC3|Registers:registers_inst|register_file:regfile|R3~45                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux4~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux4~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[12]                                               ; |LC3|Registers:registers_inst|register_file:regfile|R3~46                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux3~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux3~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux2~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux2~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[14]                                               ; |LC3|Registers:registers_inst|register_file:regfile|R3~48                                                            ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux1~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux1~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux0~3                                               ; |LC3|Registers:registers_inst|register_file:regfile|Mux0~3                                                           ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux29~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux29~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux29~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux29~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux29~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux29~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux28~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux28~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux28~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux28~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux28~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux28~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux27~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux27~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux27~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux27~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux27~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux27~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux26~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux26~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux26~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux26~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux26~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux26~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux25~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux25~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux25~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux25~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux25~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux25~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux24~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux24~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux24~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux24~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux24~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux24~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux23~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux23~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux23~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux23~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux23~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux23~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux22~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux22~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux22~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux22~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux22~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux22~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux20~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux20~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux20~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux20~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux20~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux20~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux19~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux19~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux19~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux19~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux19~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux19~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux18~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux18~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux18~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux18~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux18~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux18~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux17~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux17~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux17~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux17~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux17~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux17~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux16~0                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux16~0                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux16~2                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux16~2                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux16~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux16~3                                                          ; combout          ;
; |LC3|control:control_inst|Equal2~0                                                                       ; |LC3|control:control_inst|Equal2~0                                                                                   ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~6                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~6                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~7                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~7                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~3                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~3                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~6                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~6                                                          ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~7                                              ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~7                                                          ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~4                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~4                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~3                                                                  ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~3                                                      ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~3                                                                  ; combout          ;
; |LC3|ALU_CONTROL[0]                                                                                      ; |LC3|ALU_CONTROL[0]                                                                                                  ; padio            ;
; |LC3|ALU_CONTROL[1]                                                                                      ; |LC3|ALU_CONTROL[1]                                                                                                  ; padio            ;
; |LC3|ALU_CONTROL[2]                                                                                      ; |LC3|ALU_CONTROL[2]                                                                                                  ; padio            ;
; |LC3|STAGE[0]                                                                                            ; |LC3|STAGE[0]                                                                                                        ; padio            ;
; |LC3|Y[0]                                                                                                ; |LC3|Y[0]                                                                                                            ; padio            ;
; |LC3|Y[1]                                                                                                ; |LC3|Y[1]                                                                                                            ; padio            ;
; |LC3|Y[2]                                                                                                ; |LC3|Y[2]                                                                                                            ; padio            ;
; |LC3|Y[3]                                                                                                ; |LC3|Y[3]                                                                                                            ; padio            ;
; |LC3|Y[4]                                                                                                ; |LC3|Y[4]                                                                                                            ; padio            ;
; |LC3|Y[5]                                                                                                ; |LC3|Y[5]                                                                                                            ; padio            ;
; |LC3|Y[6]                                                                                                ; |LC3|Y[6]                                                                                                            ; padio            ;
; |LC3|Y[7]                                                                                                ; |LC3|Y[7]                                                                                                            ; padio            ;
; |LC3|Y[8]                                                                                                ; |LC3|Y[8]                                                                                                            ; padio            ;
; |LC3|Y[9]                                                                                                ; |LC3|Y[9]                                                                                                            ; padio            ;
; |LC3|Y[10]                                                                                               ; |LC3|Y[10]                                                                                                           ; padio            ;
; |LC3|Y[11]                                                                                               ; |LC3|Y[11]                                                                                                           ; padio            ;
; |LC3|Y[12]                                                                                               ; |LC3|Y[12]                                                                                                           ; padio            ;
; |LC3|Y[13]                                                                                               ; |LC3|Y[13]                                                                                                           ; padio            ;
; |LC3|Y[14]                                                                                               ; |LC3|Y[14]                                                                                                           ; padio            ;
; |LC3|Y[15]                                                                                               ; |LC3|Y[15]                                                                                                           ; padio            ;
; |LC3|IR[14]                                                                                              ; |LC3|IR[14]~corein                                                                                                   ; combout          ;
; |LC3|IR[3]                                                                                               ; |LC3|IR[3]~corein                                                                                                    ; combout          ;
; |LC3|IR[4]                                                                                               ; |LC3|IR[4]~corein                                                                                                    ; combout          ;
; |LC3|IR[11]                                                                                              ; |LC3|IR[11]~corein                                                                                                   ; combout          ;
; |LC3|IR[9]                                                                                               ; |LC3|IR[9]~corein                                                                                                    ; combout          ;
; |LC3|IR[6]                                                                                               ; |LC3|IR[6]~corein                                                                                                    ; combout          ;
; |LC3|CLK                                                                                                 ; |LC3|CLK~corein                                                                                                      ; combout          ;
; |LC3|IR[1]                                                                                               ; |LC3|IR[1]~corein                                                                                                    ; combout          ;
; |LC3|IR[0]                                                                                               ; |LC3|IR[0]~corein                                                                                                    ; combout          ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~46                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~46COUT1_91                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~46COUT1_91      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~48COUT1_93      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~48                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~48COUT1_93                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~50              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~50                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~52              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~52COUT1_95      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~52                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~52COUT1_95                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~54              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~54COUT1_97      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~54                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~54COUT1_97                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~56              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~56COUT1_99      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~56                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~56COUT1_99                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~58              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~58COUT1_101     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~58                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~58COUT1_101                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~60              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~60                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~62              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~62COUT1_103     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~62                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~62COUT1_103                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~64              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~64COUT1_105     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~64                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~64COUT1_105                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~66              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~66COUT1_107     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~66                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~66COUT1_107                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~68              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~68COUT1_109     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~68                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~68COUT1_109                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~70                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~72              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~72COUT1_111     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~72                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~72COUT1_111                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~74                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~74COUT1_113                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~75                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~75                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~40COUT1_79      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~42              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~34              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~44              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~44COUT1_81      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~36              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~36COUT1_67      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~46COUT1_83      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~38              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~38COUT1_69      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~48COUT1_85      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~40COUT1_71      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~50              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~50COUT1_87      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~42              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~42COUT1_73      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~52              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~44              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~54              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~54COUT1_89      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~46COUT1_75      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~56              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~56COUT1_91      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~48COUT1_77      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~50              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~50COUT1_79      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~60              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~60COUT1_95      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~62              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~54              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~64              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~64COUT1_97      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~65              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~28              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~28COUT1_57      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~30              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~30COUT1_59      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~22              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~22COUT1_45      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~32              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~32COUT1_61      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~24              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~24COUT1_47      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34COUT1_63      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~16              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~16COUT1_33      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~26              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~26COUT1_49      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~18              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~18COUT1_35      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~28              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~28COUT1_51      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~38              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~38COUT1_65      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9               ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~10              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~10COUT1_22      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~30              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~40COUT1_67      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~12              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~12COUT1_24      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~22              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~32              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~32COUT1_53      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~42              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~42COUT1_69      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~14              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~14COUT1_26      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~24              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~24COUT1_39      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~34              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~34COUT1_55      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~44              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~44COUT1_71      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~15              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~25              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~45              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[0]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[1]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[2]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[3]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[4]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[5]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[6]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[7]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[8]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[8]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[9]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[9]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[10]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[10]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[11]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[11]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[12]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[12]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[13]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[13]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[14]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[14]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[15]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[15]                                         ; regout           ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]~COUTCOUT1_28 ; cout1            ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[2]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[3]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[4]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[5]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[6]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[7]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[8]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[8]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[9]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[9]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[10]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[10]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[11]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[11]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[12]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[12]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[13]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[13]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[14]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[14]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[15]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[15]                                         ; regout           ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~0                                        ; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~0                                                    ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~2                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~2                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~0                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~0                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~15                                       ; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~15                                                   ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1~32                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux15~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux15~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~49                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux14~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux14~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~50                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux13~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux13~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~51                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~52                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux11~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux11~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~53                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~54                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux9~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux9~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~55                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux8~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux8~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~56                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux7~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux7~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~57                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux6~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux6~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~58                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux5~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux5~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~59                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux4~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux4~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~60                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux3~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux3~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~61                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R3~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux2~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux2~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~62                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux1~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux1~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~63                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R3~49                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux0~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux0~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~64                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[0]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[1]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux29~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux29~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux28~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux28~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux27~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux27~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux26~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux26~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux25~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux25~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux24~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux24~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux23~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux23~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux22~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux22~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux20~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux20~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux19~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux19~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux18~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux18~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux17~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux17~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux16~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux16~1                                              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]~COUTCOUT1_30 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]~COUTCOUT1_32 ; cout1            ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~4                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~4                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~5                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~5                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~8                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~8                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~4                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~4                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~5                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~5                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~8                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~8                                              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]~COUTCOUT1_32 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]~COUTCOUT1_34 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]~COUTCOUT1_34 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]~COUT         ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]~COUT         ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]~COUTCOUT1_36 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]~COUTCOUT1_36 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]~COUTCOUT1_38 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_8~0   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_8~0               ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[12] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[12]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]~COUTCOUT1_38 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[13] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[13]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[14] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[14]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[12] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[12]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[0] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[0]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[1] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[1]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[13] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[13]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[15] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[15]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le11a[0] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le11a[0]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~4                                                      ; combout          ;
; |LC3|~GND                                                                                    ; |LC3|~GND                                                                                                ; combout          ;
; |LC3|REG_CONTROL                                                                             ; |LC3|REG_CONTROL                                                                                         ; padio            ;
; |LC3|ALU_CONTROL[3]                                                                          ; |LC3|ALU_CONTROL[3]                                                                                      ; padio            ;
; |LC3|PC[0]                                                                                   ; |LC3|PC[0]                                                                                               ; padio            ;
; |LC3|PC[1]                                                                                   ; |LC3|PC[1]                                                                                               ; padio            ;
; |LC3|PC[2]                                                                                   ; |LC3|PC[2]                                                                                               ; padio            ;
; |LC3|PC[3]                                                                                   ; |LC3|PC[3]                                                                                               ; padio            ;
; |LC3|PC[4]                                                                                   ; |LC3|PC[4]                                                                                               ; padio            ;
; |LC3|PC[5]                                                                                   ; |LC3|PC[5]                                                                                               ; padio            ;
; |LC3|PC[6]                                                                                   ; |LC3|PC[6]                                                                                               ; padio            ;
; |LC3|PC[7]                                                                                   ; |LC3|PC[7]                                                                                               ; padio            ;
; |LC3|PC[8]                                                                                   ; |LC3|PC[8]                                                                                               ; padio            ;
; |LC3|PC[9]                                                                                   ; |LC3|PC[9]                                                                                               ; padio            ;
; |LC3|PC[10]                                                                                  ; |LC3|PC[10]                                                                                              ; padio            ;
; |LC3|PC[11]                                                                                  ; |LC3|PC[11]                                                                                              ; padio            ;
; |LC3|PC[12]                                                                                  ; |LC3|PC[12]                                                                                              ; padio            ;
; |LC3|PC[13]                                                                                  ; |LC3|PC[13]                                                                                              ; padio            ;
; |LC3|PC[14]                                                                                  ; |LC3|PC[14]                                                                                              ; padio            ;
; |LC3|PC[15]                                                                                  ; |LC3|PC[15]                                                                                              ; padio            ;
; |LC3|RS1_DATA[0]                                                                             ; |LC3|RS1_DATA[0]                                                                                         ; padio            ;
; |LC3|RS1_DATA[1]                                                                             ; |LC3|RS1_DATA[1]                                                                                         ; padio            ;
; |LC3|RS1_DATA[2]                                                                             ; |LC3|RS1_DATA[2]                                                                                         ; padio            ;
; |LC3|RS1_DATA[3]                                                                             ; |LC3|RS1_DATA[3]                                                                                         ; padio            ;
; |LC3|RS1_DATA[4]                                                                             ; |LC3|RS1_DATA[4]                                                                                         ; padio            ;
; |LC3|RS1_DATA[5]                                                                             ; |LC3|RS1_DATA[5]                                                                                         ; padio            ;
; |LC3|RS1_DATA[6]                                                                             ; |LC3|RS1_DATA[6]                                                                                         ; padio            ;
; |LC3|RS1_DATA[7]                                                                             ; |LC3|RS1_DATA[7]                                                                                         ; padio            ;
; |LC3|RS1_DATA[8]                                                                             ; |LC3|RS1_DATA[8]                                                                                         ; padio            ;
; |LC3|RS1_DATA[9]                                                                             ; |LC3|RS1_DATA[9]                                                                                         ; padio            ;
; |LC3|RS1_DATA[10]                                                                            ; |LC3|RS1_DATA[10]                                                                                        ; padio            ;
; |LC3|RS1_DATA[11]                                                                            ; |LC3|RS1_DATA[11]                                                                                        ; padio            ;
; |LC3|RS1_DATA[12]                                                                            ; |LC3|RS1_DATA[12]                                                                                        ; padio            ;
; |LC3|RS1_DATA[13]                                                                            ; |LC3|RS1_DATA[13]                                                                                        ; padio            ;
; |LC3|RS1_DATA[14]                                                                            ; |LC3|RS1_DATA[14]                                                                                        ; padio            ;
; |LC3|RS1_DATA[15]                                                                            ; |LC3|RS1_DATA[15]                                                                                        ; padio            ;
; |LC3|RS2_DATA[0]                                                                             ; |LC3|RS2_DATA[0]                                                                                         ; padio            ;
; |LC3|RS2_DATA[1]                                                                             ; |LC3|RS2_DATA[1]                                                                                         ; padio            ;
; |LC3|RS2_DATA[2]                                                                             ; |LC3|RS2_DATA[2]                                                                                         ; padio            ;
; |LC3|RS2_DATA[3]                                                                             ; |LC3|RS2_DATA[3]                                                                                         ; padio            ;
; |LC3|RS2_DATA[4]                                                                             ; |LC3|RS2_DATA[4]                                                                                         ; padio            ;
; |LC3|RS2_DATA[5]                                                                             ; |LC3|RS2_DATA[5]                                                                                         ; padio            ;
; |LC3|RS2_DATA[6]                                                                             ; |LC3|RS2_DATA[6]                                                                                         ; padio            ;
; |LC3|RS2_DATA[7]                                                                             ; |LC3|RS2_DATA[7]                                                                                         ; padio            ;
; |LC3|RS2_DATA[8]                                                                             ; |LC3|RS2_DATA[8]                                                                                         ; padio            ;
; |LC3|RS2_DATA[9]                                                                             ; |LC3|RS2_DATA[9]                                                                                         ; padio            ;
; |LC3|RS2_DATA[10]                                                                            ; |LC3|RS2_DATA[10]                                                                                        ; padio            ;
; |LC3|RS2_DATA[11]                                                                            ; |LC3|RS2_DATA[11]                                                                                        ; padio            ;
; |LC3|RS2_DATA[12]                                                                            ; |LC3|RS2_DATA[12]                                                                                        ; padio            ;
; |LC3|RS2_DATA[13]                                                                            ; |LC3|RS2_DATA[13]                                                                                        ; padio            ;
; |LC3|RS2_DATA[14]                                                                            ; |LC3|RS2_DATA[14]                                                                                        ; padio            ;
; |LC3|RS2_DATA[15]                                                                            ; |LC3|RS2_DATA[15]                                                                                        ; padio            ;
; |LC3|STAGE[1]                                                                                ; |LC3|STAGE[1]                                                                                            ; padio            ;
; |LC3|IR[10]                                                                                  ; |LC3|IR[10]~corein                                                                                       ; combout          ;
; |LC3|IR[2]                                                                                   ; |LC3|IR[2]~corein                                                                                        ; combout          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~46                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~45                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~46COUT1_91                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~46COUT1_91      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~48COUT1_93      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~48                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~47                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~48COUT1_93                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~50              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~49                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~50                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~52              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~52COUT1_95      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~52                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~51                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~52COUT1_95                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~54              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~54COUT1_97      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~54                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~53                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~54COUT1_97                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~56              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~56COUT1_99      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~56                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~55                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~56COUT1_99                                              ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~58              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~58COUT1_101     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~58                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~57                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~58COUT1_101                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~60              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~59                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~60                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~62              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~62COUT1_103     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~62                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~61                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~62COUT1_103                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~64              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~64COUT1_105     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~64                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~63                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~64COUT1_105                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~66              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~66COUT1_107     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~66                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~65                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~66COUT1_107                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~68              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~67  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~68COUT1_109     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~68                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~67                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~68COUT1_109                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~69  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~69                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~70                                                      ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~72              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~71  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~72COUT1_111     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~72                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~71                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~72COUT1_111                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113     ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~74                                                      ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~73                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~74COUT1_113                                             ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~75                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Add0~75                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~40COUT1_79      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~42              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~34              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~44              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~44COUT1_81      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~36              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~36COUT1_67      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~46COUT1_83      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~38              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~38COUT1_69      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~48COUT1_85      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~40COUT1_71      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~50              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~50COUT1_87      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~42              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~42COUT1_73      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~52              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~44              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~54              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~54COUT1_89      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~46              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~46COUT1_75      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~56              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~56COUT1_91      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~48              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~47  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~48COUT1_77      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~57  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~50              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~49  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~50COUT1_79      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~60              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~60COUT1_95      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~51  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~61  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~62              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~54              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~64              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~63  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~64COUT1_97      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~55  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~55              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~65  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~65              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~28              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~28COUT1_57      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~30              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~30COUT1_59      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~22              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~22COUT1_45      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~32              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~32COUT1_61      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~24              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~24COUT1_47      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34COUT1_63      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~16              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~16COUT1_33      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~26              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~26COUT1_49      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~18              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~17  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~18COUT1_35      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~28              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~27  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~28COUT1_51      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~38              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~38COUT1_65      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9               ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~10              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~9   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~10COUT1_22      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~19  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~29  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~30              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~40              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~39  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~40COUT1_67      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~12              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~11  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~12COUT1_24      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~22              ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~32              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~31  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~32COUT1_53      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~42              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~41  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~42COUT1_69      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~14              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~13  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~14COUT1_26      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~24              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~23  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~24COUT1_39      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~34              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~33  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~34COUT1_55      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~44              ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~43  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~44COUT1_71      ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~15  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_7~15              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~25  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~25              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~35  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_5~35              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~45  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~45              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[0]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[0]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[1]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[1]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[2]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[2]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[3]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[3]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[4]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[4]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[5]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[5]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[6]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[6]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[7]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[7]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[8]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[8]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[9]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[9]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[10]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[10]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[11]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[11]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[12]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[12]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[13]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[13]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[14]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[14]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[15]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS1_DATA[15]                                         ; regout           ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0]~COUTCOUT1_28 ; cout1            ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[2]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[2]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[3]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[3]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[4]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[4]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[5]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[5]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[6]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[6]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[7]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[7]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[8]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[8]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[9]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[9]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[10]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[10]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[11]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[11]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[12]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[12]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[13]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[13]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[14]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[14]                                         ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[15]                             ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[15]                                         ; regout           ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~0                                        ; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~0                                                    ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~2                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux31~2                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux27~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux24~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux23~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux22~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux20~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~3                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux18~3                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~1                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux17~1                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~0                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux16~0                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~15                                       ; |LC3|Execution:execution_inst|ALU:b2v_inst4|alu_out~15                                                   ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux15~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux15~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux15~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux15~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~32                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~49                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux15~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux15~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[0]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux14~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux14~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux14~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux14~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~33                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~50                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux14~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux14~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[1]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux13~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux13~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux13~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux13~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~34                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~51                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux13~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux13~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[2]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~35                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~52                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[3]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux12~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux12~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux11~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux11~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux11~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux11~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~36                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~53                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux11~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux11~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[4]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~0                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~0                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~37                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~54                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~2                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~2                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[5]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux10~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux10~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux9~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux9~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux9~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux9~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~38                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~55                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux9~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux9~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[6]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux8~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux8~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux8~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux8~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~39                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~56                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux8~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux8~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[7]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux7~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux7~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux7~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux7~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~40                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~57                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux7~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux7~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[8]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R5~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R3~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R1~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux6~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux6~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R7~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux6~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux6~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R2~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R4~41                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R0~58                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux6~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux6~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[9]                                    ; |LC3|Registers:registers_inst|register_file:regfile|R6~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux5~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux5~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux5~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux5~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~42                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~59                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux5~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux5~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[10]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux4~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux4~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux4~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux4~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~43                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~60                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux4~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux4~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[11]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux3~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux3~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux3~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux3~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~44                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~61                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux3~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux3~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[12]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R3~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux2~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux2~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux2~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux2~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~45                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~62                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux2~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux2~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[13]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux1~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux1~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux1~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux1~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~46                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~63                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux1~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux1~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[14]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R5[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R5~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R3[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R3~49                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R1[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R1~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux0~0                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux0~0                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R7[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R7~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux0~1                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux0~1                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R2[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R2~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R4[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R4~47                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R0[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R0~64                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux0~2                                   ; |LC3|Registers:registers_inst|register_file:regfile|Mux0~2                                               ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|R6[15]                                   ; |LC3|Registers:registers_inst|register_file:regfile|R6~48                                                ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[0]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[0]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[1]                              ; |LC3|Registers:registers_inst|register_file:regfile|RS2_DATA[1]                                          ; regout           ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux29~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux29~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux28~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux28~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux27~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux27~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux26~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux26~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux25~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux25~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux24~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux24~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux23~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux23~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux22~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux22~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux21~3                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux21~3                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux20~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux20~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux19~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux19~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux18~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux18~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux17~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux17~1                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux16~1                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux16~1                                              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[1]~COUTCOUT1_30 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[2]~COUTCOUT1_32 ; cout1            ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~4                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~4                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~5                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~5                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux31~8                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux31~8                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~4                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~4                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~5                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~5                                              ; combout          ;
; |LC3|Registers:registers_inst|register_file:regfile|Mux30~8                                  ; |LC3|Registers:registers_inst|register_file:regfile|Mux30~8                                              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2]~COUTCOUT1_32 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[3]~COUTCOUT1_34 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[3]~COUTCOUT1_34 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[4]~COUT         ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[4]~COUT         ; cout             ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[5]~COUTCOUT1_36 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[5]~COUTCOUT1_36 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[6]~COUTCOUT1_38 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_8~0   ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_8~0               ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[12] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[12]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]~COUT         ; cout0            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[6]~COUTCOUT1_38 ; cout1            ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[0]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[0]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[13] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[13]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[1]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[1]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[14] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[14]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[12] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[12]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[10] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[10]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[8]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[8]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[6]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[6]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[4]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[4]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[2]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[2]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[0] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[0]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[11] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[11]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[9]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le6a[9]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le7a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[5]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le8a[5]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[3]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le9a[3]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[7]  ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[7]              ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[1] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le10a[1]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[13] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[13]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[15] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le3a[15]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le11a[0] ; |LC3|Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le11a[0]             ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux19~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux21~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux25~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux26~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux28~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux29~4                                                      ; combout          ;
; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~4                                          ; |LC3|Execution:execution_inst|ALU:b2v_inst4|Mux30~4                                                      ; combout          ;
; |LC3|~GND                                                                                    ; |LC3|~GND                                                                                                ; combout          ;
; |LC3|REG_CONTROL                                                                             ; |LC3|REG_CONTROL                                                                                         ; padio            ;
; |LC3|ALU_CONTROL[3]                                                                          ; |LC3|ALU_CONTROL[3]                                                                                      ; padio            ;
; |LC3|PC[0]                                                                                   ; |LC3|PC[0]                                                                                               ; padio            ;
; |LC3|PC[1]                                                                                   ; |LC3|PC[1]                                                                                               ; padio            ;
; |LC3|PC[2]                                                                                   ; |LC3|PC[2]                                                                                               ; padio            ;
; |LC3|PC[3]                                                                                   ; |LC3|PC[3]                                                                                               ; padio            ;
; |LC3|PC[4]                                                                                   ; |LC3|PC[4]                                                                                               ; padio            ;
; |LC3|PC[5]                                                                                   ; |LC3|PC[5]                                                                                               ; padio            ;
; |LC3|PC[6]                                                                                   ; |LC3|PC[6]                                                                                               ; padio            ;
; |LC3|PC[7]                                                                                   ; |LC3|PC[7]                                                                                               ; padio            ;
; |LC3|PC[8]                                                                                   ; |LC3|PC[8]                                                                                               ; padio            ;
; |LC3|PC[9]                                                                                   ; |LC3|PC[9]                                                                                               ; padio            ;
; |LC3|PC[10]                                                                                  ; |LC3|PC[10]                                                                                              ; padio            ;
; |LC3|PC[11]                                                                                  ; |LC3|PC[11]                                                                                              ; padio            ;
; |LC3|PC[12]                                                                                  ; |LC3|PC[12]                                                                                              ; padio            ;
; |LC3|PC[13]                                                                                  ; |LC3|PC[13]                                                                                              ; padio            ;
; |LC3|PC[14]                                                                                  ; |LC3|PC[14]                                                                                              ; padio            ;
; |LC3|PC[15]                                                                                  ; |LC3|PC[15]                                                                                              ; padio            ;
; |LC3|RS1_DATA[0]                                                                             ; |LC3|RS1_DATA[0]                                                                                         ; padio            ;
; |LC3|RS1_DATA[1]                                                                             ; |LC3|RS1_DATA[1]                                                                                         ; padio            ;
; |LC3|RS1_DATA[2]                                                                             ; |LC3|RS1_DATA[2]                                                                                         ; padio            ;
; |LC3|RS1_DATA[3]                                                                             ; |LC3|RS1_DATA[3]                                                                                         ; padio            ;
; |LC3|RS1_DATA[4]                                                                             ; |LC3|RS1_DATA[4]                                                                                         ; padio            ;
; |LC3|RS1_DATA[5]                                                                             ; |LC3|RS1_DATA[5]                                                                                         ; padio            ;
; |LC3|RS1_DATA[6]                                                                             ; |LC3|RS1_DATA[6]                                                                                         ; padio            ;
; |LC3|RS1_DATA[7]                                                                             ; |LC3|RS1_DATA[7]                                                                                         ; padio            ;
; |LC3|RS1_DATA[8]                                                                             ; |LC3|RS1_DATA[8]                                                                                         ; padio            ;
; |LC3|RS1_DATA[9]                                                                             ; |LC3|RS1_DATA[9]                                                                                         ; padio            ;
; |LC3|RS1_DATA[10]                                                                            ; |LC3|RS1_DATA[10]                                                                                        ; padio            ;
; |LC3|RS1_DATA[11]                                                                            ; |LC3|RS1_DATA[11]                                                                                        ; padio            ;
; |LC3|RS1_DATA[12]                                                                            ; |LC3|RS1_DATA[12]                                                                                        ; padio            ;
; |LC3|RS1_DATA[13]                                                                            ; |LC3|RS1_DATA[13]                                                                                        ; padio            ;
; |LC3|RS1_DATA[14]                                                                            ; |LC3|RS1_DATA[14]                                                                                        ; padio            ;
; |LC3|RS1_DATA[15]                                                                            ; |LC3|RS1_DATA[15]                                                                                        ; padio            ;
; |LC3|RS2_DATA[0]                                                                             ; |LC3|RS2_DATA[0]                                                                                         ; padio            ;
; |LC3|RS2_DATA[1]                                                                             ; |LC3|RS2_DATA[1]                                                                                         ; padio            ;
; |LC3|RS2_DATA[2]                                                                             ; |LC3|RS2_DATA[2]                                                                                         ; padio            ;
; |LC3|RS2_DATA[3]                                                                             ; |LC3|RS2_DATA[3]                                                                                         ; padio            ;
; |LC3|RS2_DATA[4]                                                                             ; |LC3|RS2_DATA[4]                                                                                         ; padio            ;
; |LC3|RS2_DATA[5]                                                                             ; |LC3|RS2_DATA[5]                                                                                         ; padio            ;
; |LC3|RS2_DATA[6]                                                                             ; |LC3|RS2_DATA[6]                                                                                         ; padio            ;
; |LC3|RS2_DATA[7]                                                                             ; |LC3|RS2_DATA[7]                                                                                         ; padio            ;
; |LC3|RS2_DATA[8]                                                                             ; |LC3|RS2_DATA[8]                                                                                         ; padio            ;
; |LC3|RS2_DATA[9]                                                                             ; |LC3|RS2_DATA[9]                                                                                         ; padio            ;
; |LC3|RS2_DATA[10]                                                                            ; |LC3|RS2_DATA[10]                                                                                        ; padio            ;
; |LC3|RS2_DATA[11]                                                                            ; |LC3|RS2_DATA[11]                                                                                        ; padio            ;
; |LC3|RS2_DATA[12]                                                                            ; |LC3|RS2_DATA[12]                                                                                        ; padio            ;
; |LC3|RS2_DATA[13]                                                                            ; |LC3|RS2_DATA[13]                                                                                        ; padio            ;
; |LC3|RS2_DATA[14]                                                                            ; |LC3|RS2_DATA[14]                                                                                        ; padio            ;
; |LC3|RS2_DATA[15]                                                                            ; |LC3|RS2_DATA[15]                                                                                        ; padio            ;
; |LC3|STAGE[1]                                                                                ; |LC3|STAGE[1]                                                                                            ; padio            ;
; |LC3|IR[15]                                                                                  ; |LC3|IR[15]~corein                                                                                       ; combout          ;
; |LC3|IR[8]                                                                                   ; |LC3|IR[8]~corein                                                                                        ; combout          ;
; |LC3|IR[7]                                                                                   ; |LC3|IR[7]~corein                                                                                        ; combout          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 26 21:23:18 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LC3 -c LC3
Info: Using vector source file "test/LC3.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RS1[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RD[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RD[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RD[9]" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      20.52 %
Info: Number of transitions in simulation is 1703
Info: Quartus II Simulator was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 119 megabytes
    Info: Processing ended: Tue May 26 21:23:19 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


