#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 17 16:02:06 2019
# Process ID: 3021
# Current directory: /home/ryan/vivado
# Command line: vivado
# Log file: /home/ryan/vivado/vivado.log
# Journal file: /home/ryan/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ryan/vivado/counter_verilog/counter_verilog.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project Seven_Segment_part_1 /home/ryan/vivado/Seven_Segment_part_1 -part xc7a35tcpg236-1
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new
close [ open /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v w ]
add_files /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v w ]
add_files -fileset sim_1 /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
launch_simulation
launch_simulation
source Seven_Segment_tb.tcl
close_sim
launch_simulation
source Seven_Segment_tb.tcl
close_sim
launch_simulation
source Seven_Segment_tb.tcl
close_sim
launch_simulation
source Seven_Segment_tb.tcl
close_sim
launch_simulation
source Seven_Segment_tb.tcl
close_sim
launch_simulation
source Seven_Segment_tb.tcl
