INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:18:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 fork24/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer26/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.007ns (14.973%)  route 5.718ns (85.027%))
  Logic Levels:           12  (LUT2=1 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2291, unset)         0.508     0.508    fork24/control/generateBlocks[1].regblock/clk
    SLICE_X8Y92          FDSE                                         r  fork24/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDSE (Prop_fdse_C_Q)         0.232     0.740 f  fork24/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=23, routed)          0.635     1.375    buffer27/control/transmitValue_3
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.119     1.494 f  buffer27/control/fullReg_i_2__43/O
                         net (fo=8, routed)           0.359     1.852    buffer59/fifo/fork24_outs_1_valid
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.043     1.895 r  buffer59/fifo/transmitValue_i_11__1/O
                         net (fo=6, routed)           0.447     2.342    buffer59/fifo/transmitValue_reg
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.049     2.391 r  buffer59/fifo/transmitValue_i_2__80/O
                         net (fo=5, routed)           0.177     2.569    buffer28/control/transmitValue_i_4__21
    SLICE_X11Y93         LUT6 (Prop_lut6_I5_O)        0.129     2.698 r  buffer28/control/dataReg[4]_i_5__0/O
                         net (fo=2, routed)           0.760     3.458    control_merge5/tehb/control/dataReg_reg[4]
    SLICE_X21Y86         LUT4 (Prop_lut4_I3_O)        0.048     3.506 f  control_merge5/tehb/control/transmitValue_i_4__21/O
                         net (fo=3, routed)           0.692     4.198    fork28/control/generateBlocks[5].regblock/transmitValue_reg_11
    SLICE_X10Y94         LUT5 (Prop_lut5_I3_O)        0.129     4.327 f  fork28/control/generateBlocks[5].regblock/transmitValue_i_4__20/O
                         net (fo=4, routed)           0.316     4.642    buffer66/fifo/transmitValue_i_3__14_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.043     4.685 f  buffer66/fifo/transmitValue_i_9__1/O
                         net (fo=2, routed)           0.463     5.148    buffer25/transmitValue_reg
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.043     5.191 r  buffer25/transmitValue_i_3__14/O
                         net (fo=5, routed)           0.375     5.566    buffer1/fifo/transmitValue_i_2__0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.043     5.609 f  buffer1/fifo/transmitValue_i_8__0/O
                         net (fo=1, routed)           0.256     5.866    fork23/control/generateBlocks[3].regblock/transmitValue_reg_8
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.043     5.909 f  fork23/control/generateBlocks[3].regblock/transmitValue_i_2__0/O
                         net (fo=11, routed)          0.425     6.333    fork22/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.043     6.376 f  fork22/control/generateBlocks[1].regblock/fullReg_i_3__0/O
                         net (fo=7, routed)           0.629     7.005    control_merge2/tehb/control/outs_reg[5]_1
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.043     7.048 r  control_merge2/tehb/control/outs[5]_i_1/O
                         net (fo=6, routed)           0.185     7.233    buffer26/outs_reg[5]_2[0]
    SLICE_X7Y82          FDRE                                         r  buffer26/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2291, unset)         0.483    11.683    buffer26/clk
    SLICE_X7Y82          FDRE                                         r  buffer26/outs_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X7Y82          FDRE (Setup_fdre_C_CE)      -0.279    11.368    buffer26/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  4.135    




