INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.gen/sources_1/ip/tdpram_4096x32/sim/tdpram_4096x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdpram_4096x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/brent_kung_add_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/ir_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
