Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 11 13:07:30 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: CLK/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.971        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.971        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.475ns (49.229%)  route 2.553ns (50.771%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    U0/count20_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.108 r  U0/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.108    U0/p_0_in[30]
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    U0/CLK
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[30]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y22         FDRE (Setup_fdre_C_D)        0.062    15.079    U0/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 2.380ns (48.251%)  route 2.553ns (51.749%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    U0/count20_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.013 r  U0/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.013    U0/p_0_in[31]
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    U0/CLK
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[31]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y22         FDRE (Setup_fdre_C_D)        0.062    15.079    U0/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 2.364ns (48.083%)  route 2.553ns (51.917%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.774    U0/count20_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.997 r  U0/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.997    U0/p_0_in[29]
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    U0/CLK
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[29]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y22         FDRE (Setup_fdre_C_D)        0.062    15.079    U0/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.361ns (48.051%)  route 2.553ns (51.949%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  U0/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.994    U0/p_0_in[26]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[26]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.062    15.081    U0/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.340ns (47.828%)  route 2.553ns (52.172%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.973 r  U0/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.973    U0/p_0_in[28]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[28]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.062    15.081    U0/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.266ns (47.027%)  route 2.553ns (52.973%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  U0/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.899    U0/p_0_in[27]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[27]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.062    15.081    U0/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.250ns (46.851%)  route 2.553ns (53.149%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    U0/count20_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.883 r  U0/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.883    U0/p_0_in[25]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[25]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.062    15.081    U0/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.247ns (46.817%)  route 2.553ns (53.183%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.880 r  U0/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.880    U0/p_0_in[22]
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.062    15.082    U0/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 2.226ns (46.584%)  route 2.553ns (53.416%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.859 r  U0/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.859    U0/p_0_in[24]
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[24]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.062    15.082    U0/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 2.152ns (45.743%)  route 2.553ns (54.257%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X48Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           1.377     6.913    U0/count2[0]
    SLICE_X48Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.063 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.441     7.504    U0/count20_carry_i_8_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.326     7.830 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.735     8.565    U0/count20_carry_i_4_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.689 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.689    U0/count2_0[4]
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.090 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    U0/count20_carry_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.204    U0/count20_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    U0/count20_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    U0/count20_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    U0/count20_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.785 r  U0/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.785    U0/p_0_in[23]
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.062    15.082    U0/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U0/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U0/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.697    U0/count2[28]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  U0/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.805    U0/p_0_in[28]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[28]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    U0/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    U0/CLK
    SLICE_X49Y18         FDRE                                         r  U0/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U0/count2_reg[16]/Q
                         net (fo=2, routed)           0.119     1.702    U0/count2[16]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  U0/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    U0/p_0_in[16]
    SLICE_X49Y18         FDRE                                         r  U0/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    U0/CLK
    SLICE_X49Y18         FDRE                                         r  U0/count2_reg[16]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    U0/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    U0/CLK
    SLICE_X49Y17         FDRE                                         r  U0/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U0/count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.703    U0/count2[12]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  U0/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    U0/p_0_in[12]
    SLICE_X49Y17         FDRE                                         r  U0/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    U0/CLK
    SLICE_X49Y17         FDRE                                         r  U0/count2_reg[12]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    U0/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.701    U0/count2[24]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  U0/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.809    U0/p_0_in[24]
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[24]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    U0/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/CLK
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U0/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.702    U0/count2[20]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  U0/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.810    U0/p_0_in[20]
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/CLK
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    U0/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U0/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.696    U0/count2[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  U0/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.811    U0/p_0_in[25]
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    U0/CLK
    SLICE_X49Y21         FDRE                                         r  U0/count2_reg[25]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    U0/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/CLK
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U0/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.699    U0/count2[17]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  U0/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.814    U0/p_0_in[17]
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/CLK
    SLICE_X49Y19         FDRE                                         r  U0/count2_reg[17]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    U0/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    U0/CLK
    SLICE_X49Y16         FDRE                                         r  U0/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U0/count2_reg[5]/Q
                         net (fo=2, routed)           0.117     1.702    U0/count2[5]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  U0/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.817    U0/p_0_in[5]
    SLICE_X49Y16         FDRE                                         r  U0/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    U0/CLK
    SLICE_X49Y16         FDRE                                         r  U0/count2_reg[5]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    U0/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/CLK
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U0/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.697    U0/count2[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  U0/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.812    U0/p_0_in[29]
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    U0/CLK
    SLICE_X49Y22         FDRE                                         r  U0/count2_reg[29]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    U0/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  U0/count2_reg[21]/Q
                         net (fo=2, routed)           0.117     1.698    U0/count2[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  U0/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.813    U0/p_0_in[21]
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    U0/CLK
    SLICE_X49Y20         FDRE                                         r  U0/count2_reg[21]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    U0/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   U0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   U0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   U0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   U0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   U0/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   U0/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   U0/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   U0/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   U0/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y15   U0/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U0/count2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U0/count2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U0/count2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U0/count2_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y15   U0/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y15   U0/count2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y15   U0/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   U0/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   U0/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   U0/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   U0/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   U0/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   U0/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   U0/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   U0/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   U0/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   U0/count2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   U0/count2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   U0/count2_reg[21]/C



