INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/masters/project_9 - Copy/project_9.sim/sim_1/impl/timing/xsim/tb_cpu_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-311] analyzing module disp4
INFO: [VRFC 10-311] analyzing module glbl
