

================================================================
== Vivado HLS Report for 'conv3x3_bn_act_DSPop_1'
================================================================
* Date:           Tue May 10 21:15:12 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convDSPOpt_4_fu_130     |convDSPOpt_4     |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |grp_conv3padding712_fu_218  |conv3padding712  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reps_c_i = alloca i32, align 4" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 5 'alloca' 'reps_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%padding_out_V_V = alloca i64, align 8" [./src/conv2d_DSPopt.hpp:512->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'padding_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @conv3padding712(i32* %reps, i32* %reps_out, i32* %in_V_V, i64* %padding_out_V_V, i32* %reps_c_i)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call void @conv3padding712(i32* %reps, i32* %reps_out, i32* %in_V_V, i64* %padding_out_V_V, i32* %reps_c_i)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @convDSPOpt.4(i64* %padding_out_V_V, i64* %out_V_V, i32* nocapture %reps_c_i)" [./src/conv2d_DSPopt.hpp:517->./src/ultranet.cpp:90]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:504->./src/ultranet.cpp:90]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @padding_out_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %padding_out_V_V, i64* %padding_out_V_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %padding_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @reps_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %reps_c_i, i32* %reps_c_i)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 17 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @convDSPOpt.4(i64* %padding_out_V_V, i64* %out_V_V, i32* nocapture %reps_c_i)" [./src/conv2d_DSPopt.hpp:517->./src/ultranet.cpp:90]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_2_inc_new_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_inc_new_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_new_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_7_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_7_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_w_new_V_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reps_c_i                   (alloca              ) [ 01111]
padding_out_V_V            (alloca              ) [ 01111]
call_ln503                 (call                ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln504 (specdataflowpipeline) [ 00000]
empty                      (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_142                  (specchannel         ) [ 00000]
specinterface_ln503        (specinterface       ) [ 00000]
call_ln517                 (call                ) [ 00000]
ret_ln90                   (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_inc_new_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_new_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_inc_new_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_bias_new_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_2_inc_new_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_2_bias_new_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_2_inc_new_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_2_bias_new_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_inc_new_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_bias_new_V_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_inc_new_V_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_bias_new_V_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_inc_new_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_bias_new_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_inc_new_V_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_inc_new_V_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_bias_new_V_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_new_V_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_w_new_V_0_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_w_new_V_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_w_new_V_0_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_w_new_V_1_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_w_new_V_1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_w_new_V_1_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_w_new_V_2_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_w_new_V_2_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_w_new_V_2_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_w_new_V_3_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_w_new_V_3_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_w_new_V_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_w_new_V_4_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_w_new_V_4_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_w_new_V_4_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_w_new_V_5_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_w_new_V_5_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_w_new_V_5_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_w_new_V_6_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_w_new_V_6_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_w_new_V_6_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_w_new_V_7_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_7_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_w_new_V_7_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_7_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_w_new_V_7_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_w_new_V_7_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3padding712"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convDSPOpt.4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_out_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="reps_c_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reps_c_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="padding_out_V_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padding_out_V_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_convDSPOpt_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="0" index="3" bw="32" slack="2"/>
<pin id="135" dir="0" index="4" bw="11" slack="0"/>
<pin id="136" dir="0" index="5" bw="21" slack="0"/>
<pin id="137" dir="0" index="6" bw="11" slack="0"/>
<pin id="138" dir="0" index="7" bw="20" slack="0"/>
<pin id="139" dir="0" index="8" bw="11" slack="0"/>
<pin id="140" dir="0" index="9" bw="21" slack="0"/>
<pin id="141" dir="0" index="10" bw="11" slack="0"/>
<pin id="142" dir="0" index="11" bw="21" slack="0"/>
<pin id="143" dir="0" index="12" bw="11" slack="0"/>
<pin id="144" dir="0" index="13" bw="20" slack="0"/>
<pin id="145" dir="0" index="14" bw="11" slack="0"/>
<pin id="146" dir="0" index="15" bw="21" slack="0"/>
<pin id="147" dir="0" index="16" bw="12" slack="0"/>
<pin id="148" dir="0" index="17" bw="21" slack="0"/>
<pin id="149" dir="0" index="18" bw="10" slack="0"/>
<pin id="150" dir="0" index="19" bw="20" slack="0"/>
<pin id="151" dir="0" index="20" bw="32" slack="0"/>
<pin id="152" dir="0" index="21" bw="32" slack="0"/>
<pin id="153" dir="0" index="22" bw="32" slack="0"/>
<pin id="154" dir="0" index="23" bw="32" slack="0"/>
<pin id="155" dir="0" index="24" bw="32" slack="0"/>
<pin id="156" dir="0" index="25" bw="32" slack="0"/>
<pin id="157" dir="0" index="26" bw="32" slack="0"/>
<pin id="158" dir="0" index="27" bw="32" slack="0"/>
<pin id="159" dir="0" index="28" bw="32" slack="0"/>
<pin id="160" dir="0" index="29" bw="32" slack="0"/>
<pin id="161" dir="0" index="30" bw="32" slack="0"/>
<pin id="162" dir="0" index="31" bw="32" slack="0"/>
<pin id="163" dir="0" index="32" bw="32" slack="0"/>
<pin id="164" dir="0" index="33" bw="32" slack="0"/>
<pin id="165" dir="0" index="34" bw="32" slack="0"/>
<pin id="166" dir="0" index="35" bw="32" slack="0"/>
<pin id="167" dir="0" index="36" bw="32" slack="0"/>
<pin id="168" dir="0" index="37" bw="32" slack="0"/>
<pin id="169" dir="0" index="38" bw="32" slack="0"/>
<pin id="170" dir="0" index="39" bw="32" slack="0"/>
<pin id="171" dir="0" index="40" bw="32" slack="0"/>
<pin id="172" dir="0" index="41" bw="32" slack="0"/>
<pin id="173" dir="0" index="42" bw="32" slack="0"/>
<pin id="174" dir="0" index="43" bw="32" slack="0"/>
<pin id="175" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln517/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_conv3padding712_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="32" slack="0"/>
<pin id="223" dir="0" index="4" bw="64" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="0"/>
<pin id="225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln503/1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reps_c_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reps_c_i "/>
</bind>
</comp>

<comp id="236" class="1005" name="padding_out_V_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="padding_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="88" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="176"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="130" pin=8"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="130" pin=11"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="130" pin=12"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="130" pin=13"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="130" pin=14"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="130" pin=15"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="130" pin=16"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="130" pin=17"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="130" pin=18"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="130" pin=19"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="130" pin=20"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="130" pin=21"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="130" pin=22"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="130" pin=23"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="130" pin=24"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="130" pin=25"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="130" pin=26"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="130" pin=27"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="130" pin=28"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="130" pin=29"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="130" pin=30"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="130" pin=31"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="130" pin=32"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="130" pin=33"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="130" pin=34"/></net>

<net id="209"><net_src comp="70" pin="0"/><net_sink comp="130" pin=35"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="130" pin=36"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="130" pin=37"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="130" pin=38"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="130" pin=39"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="130" pin=40"/></net>

<net id="215"><net_src comp="82" pin="0"/><net_sink comp="130" pin=41"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="130" pin=42"/></net>

<net id="217"><net_src comp="86" pin="0"/><net_sink comp="130" pin=43"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="122" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="239"><net_src comp="126" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 4 }
	Port: reps_out | {1 2 }
 - Input state : 
	Port: conv3x3_bn_act_DSPop.1 : in_V_V | {1 2 }
	Port: conv3x3_bn_act_DSPop.1 : reps | {1 2 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_3 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_3 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_4 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_4 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_5 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_5 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_6 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_6 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_inc_new_V_7 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_bias_new_V_7 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_0_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_0_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_0_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_1_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_1_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_1_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_2_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_2_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_2_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_3_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_3_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_3_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_4_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_4_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_4_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_5_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_5_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_5_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_6_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_6_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_6_0 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_7_2 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_7_1 | {3 4 }
	Port: conv3x3_bn_act_DSPop.1 : conv_2_w_new_V_7_0 | {3 4 }
  - Chain level:
	State 1
		call_ln503 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_convDSPOpt_4_fu_130  |    0    |    82   |  91.355 |  10465  |  17930  |    0    |
|          | grp_conv3padding712_fu_218 |    4    |    1    |  6.795  |   493   |   719   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    4    |    83   |  98.15  |  10958  |  18649  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|padding_out_V_V_reg_236|   64   |
|    reps_c_i_reg_230   |   32   |
+-----------------------+--------+
|         Total         |   96   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   83   |   98   |  10958 |  18649 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   83   |   98   |  11054 |  18649 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
