--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf PORTS.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLR         |    0.728(R)|      FAST  |    0.803(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
datain<0>   |        17.515(R)|      SLOW  |         5.828(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<1>   |        17.142(R)|      SLOW  |         5.654(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<2>   |        17.745(R)|      SLOW  |         5.952(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<3>   |        16.767(R)|      SLOW  |         5.444(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<4>   |        16.948(R)|      SLOW  |         5.540(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<5>   |        16.928(R)|      SLOW  |         5.512(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<6>   |        17.687(R)|      SLOW  |         5.915(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<7>   |        17.295(R)|      SLOW  |         5.691(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<8>   |        17.383(R)|      SLOW  |         5.761(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<9>   |        17.137(R)|      SLOW  |         5.664(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<10>  |        17.616(R)|      SLOW  |         5.873(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<11>  |        17.067(R)|      SLOW  |         5.594(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<12>  |        16.654(R)|      SLOW  |         5.402(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<13>  |        17.013(R)|      SLOW  |         5.577(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<14>  |        16.948(R)|      SLOW  |         5.552(R)|      FAST  |CLK_BUFGP         |   0.000|
datain<15>  |        17.087(R)|      SLOW  |         5.641(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.809|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec  4 11:03:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



