#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 15:53:01 2020
# Process ID: 12345
# Current directory: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1
# Command line: vivado -log zusys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace
# Log file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper.vdi
# Journal file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vagrant/Downloads/TE0820/TE0820-03-2AI21FA/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.191 ; gain = 35.688 ; free physical = 3679 ; free virtual = 8319
Command: link_design -top zusys_wrapper -part xczu2cg-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_labtools_fmeter_0_0/zusys_labtools_fmeter_0_0.dcp' for cell 'zusys_i/labtools_fmeter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0.dcp' for cell 'zusys_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.dcp' for cell 'zusys_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2421.496 ; gain = 0.000 ; free physical = 2988 ; free virtual = 7628
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/U0/ila_lib UUID: 7f1dccb3-cac2-5fc0-b4e3-f65c406020b9 
INFO: [Chipscope 16-324] Core: zusys_i/vio_0 UUID: 66574c77-5462-5caf-a675-0772d560daac 
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.328 ; gain = 0.000 ; free physical = 2879 ; free virtual = 7519
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_io.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_io.xdc]
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_bitgen.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_bitgen.xdc]
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/vivado_target.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/vivado_target.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.336 ; gain = 0.000 ; free physical = 2875 ; free virtual = 7515
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2429.336 ; gain = 829.504 ; free physical = 2875 ; free virtual = 7515
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2445.336 ; gain = 16.000 ; free physical = 2867 ; free virtual = 7508

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a5d8697e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2729.898 ; gain = 284.562 ; free physical = 2605 ; free virtual = 7246

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a9f6651af85b2f67".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2935.641 ; gain = 0.000 ; free physical = 2427 ; free virtual = 7073
Phase 1 Generate And Synthesize Debug Cores | Checksum: 197f876b6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2427 ; free virtual = 7073

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 59 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1506c4ba1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7078
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 279 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1fd5bce5c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7078
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12d479232

Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7079
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Sweep, 1342 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 12d479232

Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7079
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 12d479232

Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7078
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12d479232

Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             279  |                                             98  |
|  Constant propagation         |               0  |              18  |                                             82  |
|  Sweep                        |               0  |              67  |                                           1342  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2935.641 ; gain = 0.000 ; free physical = 2433 ; free virtual = 7078
Ending Logic Optimization Task | Checksum: 1eb402b2c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 2935.641 ; gain = 32.867 ; free physical = 2433 ; free virtual = 7078

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.862 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 25b8a4909

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1436 ; free virtual = 6081
Ending Power Optimization Task | Checksum: 25b8a4909

Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 4591.051 ; gain = 1655.410 ; free physical = 1454 ; free virtual = 6100

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25b8a4909

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1454 ; free virtual = 6100

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1454 ; free virtual = 6100
Ending Netlist Obfuscation Task | Checksum: 1d4cbcc4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1454 ; free virtual = 6100
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:29 . Memory (MB): peak = 4591.051 ; gain = 2161.715 ; free physical = 1457 ; free virtual = 6102
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1453 ; free virtual = 6098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4591.051 ; gain = 0.000 ; free physical = 1443 ; free virtual = 6095
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4607.059 ; gain = 16.008 ; free physical = 1442 ; free virtual = 6092
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1439 ; free virtual = 6089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ef3a349

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1439 ; free virtual = 6089
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1439 ; free virtual = 6089

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1182e7996

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1437 ; free virtual = 6087

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec21403c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1430 ; free virtual = 6080

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec21403c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1430 ; free virtual = 6080
Phase 1 Placer Initialization | Checksum: 1ec21403c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1430 ; free virtual = 6080

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f93c4762

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6067

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 105 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 0 new cell, deleted 45 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1411 ; free virtual = 6061

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 109e5e080

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1411 ; free virtual = 6061
Phase 2.2 Global Placement Core | Checksum: 11d5dbf76

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6060
Phase 2 Global Placement | Checksum: 11d5dbf76

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1412 ; free virtual = 6062

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ea9f37a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1411 ; free virtual = 6061

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f567b4d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 175a8ef1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6060

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 144acec8a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1408 ; free virtual = 6058

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1cd5b6247

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6057

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 121baed6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1402 ; free virtual = 6051

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: b2894088

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6057
Phase 3.4 Small Shape DP | Checksum: b2894088

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6059

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: b9a3908e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6059

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 914494e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6059
Phase 3 Detail Placement | Checksum: 914494e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 86e299e3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 86e299e3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1408 ; free virtual = 6058
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.170. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f17836ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1408 ; free virtual = 6058
Phase 4.1 Post Commit Optimization | Checksum: f17836ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1408 ; free virtual = 6058

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f17836ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f790b065

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053
Phase 4.4 Final Placement Cleanup | Checksum: 1b82a2949

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b82a2949

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053
Ending Placer Task | Checksum: 10f8e8836

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1403 ; free virtual = 6053
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6063
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6063
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1383 ; free virtual = 6057
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1391 ; free virtual = 6045
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1408 ; free virtual = 6062
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1382 ; free virtual = 6037
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1350 ; free virtual = 6029
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e31f61e ConstDB: 0 ShapeSum: fb441860 RouteDB: 61879b8

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f857bd2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1226 ; free virtual = 5884
Post Restoration Checksum: NetGraph: e4eb4c68 NumContArr: 5163cb3 Constraints: bd5418ff Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a755a21a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1226 ; free virtual = 5885

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a755a21a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1215 ; free virtual = 5874

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a755a21a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1215 ; free virtual = 5874

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b95f7a7a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1209 ; free virtual = 5868

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2e7968f07

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1205 ; free virtual = 5864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.359  | TNS=0.000  | WHS=-0.045 | THS=-0.909 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 239ff37f3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1203 ; free virtual = 5862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2fc3e6bd8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1203 ; free virtual = 5862
Phase 2 Router Initialization | Checksum: 2b65c3906

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1203 ; free virtual = 5862

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00317857 %
  Global Horizontal Routing Utilization  = 0.00648477 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5295
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4770
  Number of Partially Routed Nets     = 525
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2f3ae6de0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1202 ; free virtual = 5860

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 965
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.460  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 32c122755

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1207 ; free virtual = 5866

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a4857dd5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1207 ; free virtual = 5865
Phase 4 Rip-up And Reroute | Checksum: 2a4857dd5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1207 ; free virtual = 5865

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b8b5fec6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1208 ; free virtual = 5867

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b8b5fec6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1208 ; free virtual = 5867
Phase 5 Delay and Skew Optimization | Checksum: 2b8b5fec6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1208 ; free virtual = 5867

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f18b16bd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1209 ; free virtual = 5868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.460  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1209 ; free virtual = 5868
Phase 6 Post Hold Fix | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1209 ; free virtual = 5868

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.584777 %
  Global Horizontal Routing Utilization  = 0.755106 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1208 ; free virtual = 5867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1207 ; free virtual = 5866

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1207 ; free virtual = 5865

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.460  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2fd2e29ff

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1211 ; free virtual = 5869
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1228 ; free virtual = 5887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:05 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1228 ; free virtual = 5887
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1228 ; free virtual = 5887
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1192 ; free virtual = 5877
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1216 ; free virtual = 5879
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1212 ; free virtual = 5875
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4607.059 ; gain = 0.000 ; free physical = 1176 ; free virtual = 5843
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 15:59:11 2020...
