{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695288096797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695288096797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 14:51:36 2023 " "Processing started: Thu Sep 21 14:51:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695288096797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288096797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_driver -c lcd_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_driver -c lcd_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288096798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695288097117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695288097117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_4 " "Found entity 1: lcd_driver_4" {  } { { "../../rtl/lcd_driver_4.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695288102766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695288102767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_driver " "Elaborating entity \"lcd_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695288102798 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_value lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"display_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695288102803 "|lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound_alarm lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"sound_alarm\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695288102803 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_alarm lcd_driver.v(51) " "Inferred latch for \"sound_alarm\" at lcd_driver.v(51)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102804 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[0\] lcd_driver.v(44) " "Inferred latch for \"display_value\[0\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102804 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[1\] lcd_driver.v(44) " "Inferred latch for \"display_value\[1\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102804 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[2\] lcd_driver.v(44) " "Inferred latch for \"display_value\[2\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102804 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[3\] lcd_driver.v(44) " "Inferred latch for \"display_value\[3\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288102804 "|lcd_driver"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_value\[0\] " "Latch display_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show_alarm " "Ports D and ENA on the latch are fed by the same signal show_alarm" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695288103128 ""}  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695288103128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_value\[3\] " "Latch display_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show_alarm " "Ports D and ENA on the latch are fed by the same signal show_alarm" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695288103128 ""}  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695288103128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_value\[1\] " "Latch display_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show_alarm " "Ports D and ENA on the latch are fed by the same signal show_alarm" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695288103128 ""}  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695288103128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_value\[2\] " "Latch display_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show_alarm " "Ports D and ENA on the latch are fed by the same signal show_alarm" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695288103128 ""}  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695288103128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[4\] VCC " "Pin \"display_time\[4\]\" is stuck at VCC" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695288103136 "|lcd_driver|display_time[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[5\] VCC " "Pin \"display_time\[5\]\" is stuck at VCC" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695288103136 "|lcd_driver|display_time[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[6\] GND " "Pin \"display_time\[6\]\" is stuck at GND" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695288103136 "|lcd_driver|display_time[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[7\] GND " "Pin \"display_time\[7\]\" is stuck at GND" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695288103136 "|lcd_driver|display_time[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sound_alarm VCC " "Pin \"sound_alarm\" is stuck at VCC" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695288103136 "|lcd_driver|sound_alarm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695288103136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695288103185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695288103430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695288103430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695288103473 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695288103473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695288103473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695288103473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695288103486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 14:51:43 2023 " "Processing ended: Thu Sep 21 14:51:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695288103486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695288103486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695288103486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695288103486 ""}
