# Design-of-32-bit-Low-Power-Pipelined-RISC-Processor
Implementation a power-efficient, high-speed 32-bit RISC based processor with a 5-stage pipeline utilizing the MIPS Instruction Set Architecture, tailored for low-power applications.
