<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p174" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_174{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_174{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_174{left:110px;bottom:1082px;letter-spacing:-0.2px;word-spacing:2.59px;}
#t4_174{left:110px;bottom:1062px;letter-spacing:-0.2px;word-spacing:2.26px;}
#t5_174{left:110px;bottom:1041px;letter-spacing:-0.18px;word-spacing:1.58px;}
#t6_174{left:110px;bottom:1020px;letter-spacing:-0.2px;word-spacing:3.59px;}
#t7_174{left:740px;bottom:1020px;letter-spacing:-0.34px;word-spacing:3.79px;}
#t8_174{left:110px;bottom:999px;letter-spacing:-0.21px;word-spacing:1.59px;}
#t9_174{left:110px;bottom:979px;letter-spacing:-0.19px;word-spacing:0.68px;}
#ta_174{left:110px;bottom:958px;letter-spacing:-0.18px;word-spacing:2.43px;}
#tb_174{left:110px;bottom:937px;letter-spacing:-0.23px;word-spacing:1.39px;}
#tc_174{left:683px;bottom:937px;letter-spacing:-0.19px;word-spacing:1.33px;}
#td_174{left:110px;bottom:917px;letter-spacing:-0.21px;word-spacing:1.86px;}
#te_174{left:110px;bottom:896px;letter-spacing:-0.18px;word-spacing:1.28px;}
#tf_174{left:110px;bottom:875px;letter-spacing:-0.2px;word-spacing:1.49px;}
#tg_174{left:110px;bottom:839px;letter-spacing:-0.14px;word-spacing:3.37px;}
#th_174{left:110px;bottom:819px;letter-spacing:-0.26px;word-spacing:4.11px;}
#ti_174{left:626px;bottom:819px;letter-spacing:-0.22px;word-spacing:3.98px;}
#tj_174{left:110px;bottom:798px;letter-spacing:-0.16px;word-spacing:1.41px;}
#tk_174{left:110px;bottom:777px;letter-spacing:-0.23px;word-spacing:1.77px;}
#tl_174{left:110px;bottom:757px;letter-spacing:-0.16px;word-spacing:2.25px;}
#tm_174{left:110px;bottom:736px;letter-spacing:-0.14px;word-spacing:3.01px;}
#tn_174{left:110px;bottom:715px;letter-spacing:-0.17px;word-spacing:1.44px;}
#to_174{left:110px;bottom:645px;letter-spacing:-0.04px;}
#tp_174{left:178px;bottom:645px;letter-spacing:-0.07px;word-spacing:2.79px;}
#tq_174{left:110px;bottom:595px;letter-spacing:-0.17px;word-spacing:4.03px;}
#tr_174{left:110px;bottom:575px;letter-spacing:-0.17px;word-spacing:1.43px;}
#ts_174{left:348px;bottom:575px;letter-spacing:-0.15px;}
#tt_174{left:378px;bottom:575px;}
#tu_174{left:193px;bottom:539px;letter-spacing:-0.21px;}
#tv_174{left:284px;bottom:539px;letter-spacing:-0.27px;word-spacing:1.61px;}
#tw_174{left:459px;bottom:539px;letter-spacing:-0.08px;}
#tx_174{left:645px;bottom:539px;letter-spacing:-0.19px;}
#ty_174{left:184px;bottom:514px;letter-spacing:-0.32px;}
#tz_174{left:307px;bottom:514px;letter-spacing:-0.23px;word-spacing:1.53px;}
#t10_174{left:424px;bottom:514px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t11_174{left:567px;bottom:514px;letter-spacing:-0.57px;}
#t12_174{left:634px;bottom:514px;letter-spacing:-0.38px;}
#t13_174{left:184px;bottom:493px;letter-spacing:-0.2px;}
#t14_174{left:310px;bottom:493px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t15_174{left:424px;bottom:493px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t16_174{left:567px;bottom:493px;letter-spacing:-0.46px;}
#t17_174{left:651px;bottom:493px;letter-spacing:-0.38px;}
#t18_174{left:184px;bottom:471px;letter-spacing:-0.2px;}
#t19_174{left:287px;bottom:471px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1a_174{left:424px;bottom:471px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t1b_174{left:567px;bottom:471px;letter-spacing:-0.46px;}
#t1c_174{left:651px;bottom:471px;letter-spacing:-0.38px;}
#t1d_174{left:184px;bottom:450px;letter-spacing:-0.32px;}
#t1e_174{left:287px;bottom:450px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1f_174{left:424px;bottom:450px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t1g_174{left:567px;bottom:450px;letter-spacing:-0.46px;}
#t1h_174{left:651px;bottom:450px;letter-spacing:-0.38px;}
#t1i_174{left:184px;bottom:429px;letter-spacing:-0.2px;}
#t1j_174{left:282px;bottom:429px;letter-spacing:-0.28px;word-spacing:1.63px;}
#t1k_174{left:424px;bottom:429px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t1l_174{left:567px;bottom:429px;letter-spacing:-0.46px;}
#t1m_174{left:651px;bottom:429px;letter-spacing:-0.38px;}
#t1n_174{left:184px;bottom:407px;letter-spacing:-0.2px;}
#t1o_174{left:316px;bottom:407px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1p_174{left:424px;bottom:407px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t1q_174{left:567px;bottom:407px;letter-spacing:-0.42px;}
#t1r_174{left:660px;bottom:407px;letter-spacing:-0.38px;}
#t1s_174{left:184px;bottom:386px;letter-spacing:-0.32px;}
#t1t_174{left:262px;bottom:386px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1u_174{left:424px;bottom:386px;letter-spacing:-0.18px;word-spacing:1.39px;}
#t1v_174{left:567px;bottom:386px;letter-spacing:-0.42px;}
#t1w_174{left:660px;bottom:386px;letter-spacing:-0.38px;}
#t1x_174{left:184px;bottom:365px;letter-spacing:-0.2px;}
#t1y_174{left:301px;bottom:365px;letter-spacing:-0.22px;word-spacing:1.51px;}
#t1z_174{left:424px;bottom:365px;letter-spacing:-0.19px;word-spacing:1.39px;}
#t20_174{left:567px;bottom:365px;letter-spacing:-0.37px;}
#t21_174{left:676px;bottom:365px;letter-spacing:-0.38px;}
#t22_174{left:317px;bottom:328px;letter-spacing:-0.26px;word-spacing:2.06px;}
#t23_174{left:110px;bottom:290px;letter-spacing:-0.17px;word-spacing:2.06px;}
#t24_174{left:110px;bottom:269px;letter-spacing:-0.19px;word-spacing:2.46px;}
#t25_174{left:710px;bottom:269px;letter-spacing:-0.27px;word-spacing:2.96px;}
#t26_174{left:110px;bottom:248px;letter-spacing:-0.26px;word-spacing:4.3px;}
#t27_174{left:696px;bottom:248px;letter-spacing:-0.15px;word-spacing:4.39px;}
#t28_174{left:110px;bottom:228px;letter-spacing:-0.14px;}
#t29_174{left:187px;bottom:228px;letter-spacing:-0.23px;word-spacing:3.8px;}
#t2a_174{left:110px;bottom:207px;letter-spacing:-0.18px;word-spacing:3.17px;}
#t2b_174{left:434px;bottom:207px;letter-spacing:-0.19px;word-spacing:3.18px;}
#t2c_174{left:110px;bottom:186px;letter-spacing:-0.21px;word-spacing:-0.26px;}
#t2d_174{left:110px;bottom:150px;letter-spacing:-0.23px;word-spacing:3.54px;}
#t2e_174{left:110px;bottom:130px;letter-spacing:-0.26px;word-spacing:1.06px;}
#t2f_174{left:334px;bottom:130px;letter-spacing:-0.23px;word-spacing:1.03px;}
#t2g_174{left:695px;bottom:130px;letter-spacing:-0.21px;word-spacing:1.08px;}
#t2h_174{left:110px;bottom:109px;letter-spacing:-0.17px;word-spacing:0.08px;}

.s1_174{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_174{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_174{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s4_174{font-size:17px;font-family:CMR10_270;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts174" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg174Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg174" style="-webkit-user-select: none;"><object width="935" height="1210" data="174/174.svg" type="image/svg+xml" id="pdf174" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_174" class="t s1_174">156 </span><span id="t2_174" class="t s2_174">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_174" class="t s1_174">The Maven (Malleable Array of Vector-thread ENgines) project was a second-generation vector- </span>
<span id="t4_174" class="t s1_174">thread architecture. Its design was led by Christopher Batten when he was an Exchange Scholar </span>
<span id="t5_174" class="t s1_174">at UC Berkeley starting in summer 2007. Hidetaka Aoki, a visiting industrial fellow from Hitachi, </span>
<span id="t6_174" class="t s1_174">gave considerable feedback on the early Maven ISA and microarchitecture design. </span><span id="t7_174" class="t s1_174">The Maven </span>
<span id="t8_174" class="t s1_174">infrastructure was based on the Scale infrastructure but the Maven ISA moved further away from </span>
<span id="t9_174" class="t s1_174" data-mappings='[[23,"fi"],[48,"fi"],[52,"fl"],[87,"fi"]]'>the MIPS ISA variant deﬁned in Scale, with a uniﬁed ﬂoating-point and integer register ﬁle. Maven </span>
<span id="ta_174" class="t s1_174">was designed to support experimentation with alternative data-parallel accelerators. Yunsup Lee </span>
<span id="tb_174" class="t s1_174">was the main implementor of the various Maven vector units, while Rimas Aviˇ </span><span id="tc_174" class="t s1_174">zienis was the main </span>
<span id="td_174" class="t s1_174">implementor of the various Maven scalar units. Yunsup Lee and Christopher Batten ported GCC </span>
<span id="te_174" class="t s1_174" data-mappings='[[73,"fi"]]'>to work with the new Maven ISA. Christopher Celio provided the initial deﬁnition of a traditional </span>
<span id="tf_174" class="t s1_174">vector instruction set (“Flood”) variant of Maven. </span>
<span id="tg_174" class="t s1_174" data-mappings='[[71,"fi"]]'>Based on experience with all these previous projects, the RISC-V ISA deﬁnition was begun in </span>
<span id="th_174" class="t s1_174">Summer 2010, with Andrew Waterman, Yunsup Lee, Krste Asanovi´ </span><span id="ti_174" class="t s1_174">c, and David Patterson as </span>
<span id="tj_174" class="t s1_174">principal designers. An initial version of the RISC-V 32-bit instruction subset was used in the UC </span>
<span id="tk_174" class="t s1_174">Berkeley Fall 2010 CS250 VLSI Systems Design class, with Yunsup Lee as TA. RISC-V is a clean </span>
<span id="tl_174" class="t s1_174" data-mappings='[[77,"fl"]]'>break from the earlier MIPS-inspired designs. John Hauser contributed to the ﬂoating-point ISA </span>
<span id="tm_174" class="t s1_174" data-mappings='[[2,"fi"]]'>deﬁnition, including the sign-injection instructions and a register encoding scheme that permits </span>
<span id="tn_174" class="t s1_174" data-mappings='[[21,"fl"]]'>internal recoding of ﬂoating-point values. </span>
<span id="to_174" class="t s3_174">28.3 </span><span id="tp_174" class="t s3_174">History from Revision 2.0 of ISA manual </span>
<span id="tq_174" class="t s1_174">Multiple implementations of RISC-V processors have been completed, including several silicon </span>
<span id="tr_174" class="t s1_174">fabrications, as shown in Figure </span><span id="ts_174" class="t s4_174">28.1</span><span id="tt_174" class="t s1_174">. </span>
<span id="tu_174" class="t s1_174">Name </span><span id="tv_174" class="t s1_174">Tapeout Date </span><span id="tw_174" class="t s1_174">Process </span><span id="tx_174" class="t s1_174">ISA </span>
<span id="ty_174" class="t s1_174">Raven-1 </span><span id="tz_174" class="t s1_174">May 29, 2011 </span><span id="t10_174" class="t s1_174">ST 28nm FDSOI </span><span id="t11_174" class="t s1_174">RV64G1 </span><span id="t12_174" class="t s1_174">Xhwacha1 </span>
<span id="t13_174" class="t s1_174">EOS14 </span><span id="t14_174" class="t s1_174">April 1, 2012 </span><span id="t15_174" class="t s1_174">IBM 45nm SOI </span><span id="t16_174" class="t s1_174">RV64G1p1 </span><span id="t17_174" class="t s1_174">Xhwacha2 </span>
<span id="t18_174" class="t s1_174">EOS16 </span><span id="t19_174" class="t s1_174">August 17, 2012 </span><span id="t1a_174" class="t s1_174">IBM 45nm SOI </span><span id="t1b_174" class="t s1_174">RV64G1p1 </span><span id="t1c_174" class="t s1_174">Xhwacha2 </span>
<span id="t1d_174" class="t s1_174">Raven-2 </span><span id="t1e_174" class="t s1_174">August 22, 2012 </span><span id="t1f_174" class="t s1_174">ST 28nm FDSOI </span><span id="t1g_174" class="t s1_174">RV64G1p1 </span><span id="t1h_174" class="t s1_174">Xhwacha2 </span>
<span id="t1i_174" class="t s1_174">EOS18 </span><span id="t1j_174" class="t s1_174">February 6, 2013 </span><span id="t1k_174" class="t s1_174">IBM 45nm SOI </span><span id="t1l_174" class="t s1_174">RV64G1p1 </span><span id="t1m_174" class="t s1_174">Xhwacha2 </span>
<span id="t1n_174" class="t s1_174">EOS20 </span><span id="t1o_174" class="t s1_174">July 3, 2013 </span><span id="t1p_174" class="t s1_174">IBM 45nm SOI </span><span id="t1q_174" class="t s1_174">RV64G1p99 </span><span id="t1r_174" class="t s1_174">Xhwacha2 </span>
<span id="t1s_174" class="t s1_174">Raven-3 </span><span id="t1t_174" class="t s1_174">September 26, 2013 </span><span id="t1u_174" class="t s1_174">ST 28nm SOI </span><span id="t1v_174" class="t s1_174">RV64G1p99 </span><span id="t1w_174" class="t s1_174">Xhwacha2 </span>
<span id="t1x_174" class="t s1_174">EOS22 </span><span id="t1y_174" class="t s1_174">March 7, 2014 </span><span id="t1z_174" class="t s1_174">IBM 45nm SOI </span><span id="t20_174" class="t s1_174">RV64G1p9999 </span><span id="t21_174" class="t s1_174">Xhwacha3 </span>
<span id="t22_174" class="t s1_174">Table 28.1: Fabricated RISC-V testchips. </span>
<span id="t23_174" class="t s1_174" data-mappings='[[4,"fi"]]'>The ﬁrst RISC-V processors to be fabricated were written in Verilog and manufactured in a pre- </span>
<span id="t24_174" class="t s1_174">production 28 nm FDSOI technology from ST as the Raven-1 testchip in 2011. </span><span id="t25_174" class="t s1_174">Two cores were </span>
<span id="t26_174" class="t s1_174">developed by Yunsup Lee and Andrew Waterman, advised by Krste Asanovi´ </span><span id="t27_174" class="t s1_174">c, and fabricated </span>
<span id="t28_174" class="t s1_174">together: </span><span id="t29_174" class="t s1_174" data-mappings='[[44,"fl"],[48,"fl"]]'>1) an RV64 scalar core with error-detecting ﬂip-ﬂops, and 2) an RV64 core with an </span>
<span id="t2a_174" class="t s1_174" data-mappings='[[16,"fl"]]'>attached 64-bit ﬂoating-point vector unit. </span><span id="t2b_174" class="t s1_174" data-mappings='[[4,"fi"]]'>The ﬁrst microarchitecture was informally known as </span>
<span id="t2c_174" class="t s1_174">“TrainWreck”, due to the short time available to complete the design with immature design libraries. </span>
<span id="t2d_174" class="t s1_174">Subsequently, a clean microarchitecture for an in-order decoupled RV64 core was developed by </span>
<span id="t2e_174" class="t s1_174">Andrew Waterman, Rimas Aviˇ </span><span id="t2f_174" class="t s1_174">zienis, and Yunsup Lee, advised by Krste Asanovi´ </span><span id="t2g_174" class="t s1_174">c, and, continuing </span>
<span id="t2h_174" class="t s1_174">the railway theme, was codenamed “Rocket” after George Stephenson’s successful steam locomotive </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
