--------------------
Cycle:1

Pre-Issue Buffer: 
	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:2

Pre-Issue Buffer: 
	 Entry 0:	[LW  R1, 136(R0)]
	 Entry 1:	[LW  R2, 136(R1)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:3

Pre-Issue Buffer: 
	 Entry 0:	[LW  R2, 136(R1)]
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R1, 136(R0)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:4

Pre-Issue Buffer: 
	 Entry 0:	[LW  R2, 136(R1)]
	 Entry 1:	[LW  R3, 136(R2)]
	 Entry 2:	[ADD R4, R1, R3]
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R1, 136(R0)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:5

Pre-Issue Buffer: 
	 Entry 0:	[LW  R2, 136(R1)]
	 Entry 1:	[LW  R3, 136(R2)]
	 Entry 2:	[ADD R4, R1, R3]
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:	[LW  R1, 136(R0)]

Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:6

Pre-Issue Buffer: 
	 Entry 0:	[LW  R3, 136(R2)]
	 Entry 1:	[ADD R4, R1, R3]
	 Entry 2:	[ADD R3, R4, R2]
	 Entry 3:	[ADDI    R1, R2, #-5]
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R2, 136(R1)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:7

Pre-Issue Buffer: 
	 Entry 0:	[LW  R3, 136(R2)]
	 Entry 1:	[ADD R4, R1, R3]
	 Entry 2:	[ADD R3, R4, R2]
	 Entry 3:	[ADDI    R1, R2, #-5]
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R2, 136(R1)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:8

Pre-Issue Buffer: 
	 Entry 0:	[LW  R3, 136(R2)]
	 Entry 1:	[ADD R4, R1, R3]
	 Entry 2:	[ADD R3, R4, R2]
	 Entry 3:	[ADDI    R1, R2, #-5]
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:	[LW  R2, 136(R1)]

Registers: 
r00:      0   12    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:9

Pre-Issue Buffer: 
	 Entry 0:	[ADD R4, R1, R3]
	 Entry 1:	[ADD R3, R4, R2]
	 Entry 2:	[ADDI    R1, R2, #-5]
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R3, 136(R2)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12   20    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:10

Pre-Issue Buffer: 
	 Entry 0:	[ADD R4, R1, R3]
	 Entry 1:	[ADD R3, R4, R2]
	 Entry 2:	[ADDI    R1, R2, #-5]
	 Entry 3:	[ADDI    R3, R2, #-5]
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:	[LW  R3, 136(R2)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12   20    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:11

Pre-Issue Buffer: 
	 Entry 0:	[ADD R4, R1, R3]
	 Entry 1:	[ADD R3, R4, R2]
	 Entry 2:	[ADDI    R1, R2, #-5]
	 Entry 3:	[ADDI    R3, R2, #-5]
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:	[LW  R3, 136(R2)]

Registers: 
r00:      0   12   20    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:12

Pre-Issue Buffer: 
	 Entry 0:	[ADD R3, R4, R2]
	 Entry 1:	[ADDI    R3, R2, #-5]
	 Entry 2:	[SW  R1, 136(R0)]
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:	[ADD R4, R1, R3]
	 Entry 1:	[ADDI    R1, R2, #-5]
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12   20   -5    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:13

Pre-Issue Buffer: 
	 Entry 0:	[ADD R3, R4, R2]
	 Entry 1:	[ADDI    R3, R2, #-5]
	 Entry 2:	[SW  R1, 136(R0)]
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:	[ADDI    R1, R2, #-5]
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:	[ADD R4, R1, R3]
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12   20   -5    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:14

Pre-Issue Buffer: 
	 Entry 0:	[ADDI    R3, R2, #-5]
	 Entry 1:	[SW  R1, 136(R0)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:	[ADD R3, R4, R2]
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:	[ADDI    R1, R2, #-5]
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   12   20   -5    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:15

Pre-Issue Buffer: 
	 Entry 0:	[ADDI    R3, R2, #-5]
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:	[ADD R3, R4, R2]
Pre_MEM Queue: 
	 Entry 0:	[SW  R1, 136(R0)]
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   15   20   -5    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001100,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:16

Pre-Issue Buffer: 
	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:	[ADDI    R3, R2, #-5]
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   15   20   27    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,1,4)<00000000000000000000000000001111,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:17

Pre-Issue Buffer: 
	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:	[ADDI    R3, R2, #-5]
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   15   20   27    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,1,4)<00000000000000000000000000001111,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:18

Pre-Issue Buffer: 
	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   15   20   15    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,1,4)<00000000000000000000000000001111,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 12   0   0  20   0  -5 
--------------------
Cycle:19

Pre-Issue Buffer: 
	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 
	 Entry 0:
	 Entry 1:
Post_ALU Queue: 
	 Entry 0:
Pre_MEM Queue: 
	 Entry 0:
	 Entry 1:
Post_MEM Queue: 
	 Entry 0:

Registers: 
r00:      0   15   20   15    7    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  

Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010001000,10001100001000100000000010001000>]
	Entry 1: [(1,0,4)<10000100011000001111111111110111,10000000000000000000000000001101>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001100010000110000000010001000,10000000001000110010000000100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000001111,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(1,0,3)<10000000100000100001100000100000,10100000010000011111111111111011>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,00000000000000000000000000010100>]
Set 3: LRU=0
	Entry 0: [(1,0,3)<10100000010000111111111111111011,10101100000000010000000010001000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000000,11111111111111111111111111111011>]

Data:
136:	 15   0   0  20   0  -5 
