{'mmc_clk': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['mode_transfer', 'sys_clk', 'prescaler']],
             'DLines': ['35:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35f321cc90>]},
 'prescaler': {'CDeps': [[[], ['rst']], [[], ['rst']]],
               'CLines': [[None, '26:C'], [None, '26:C']],
               'Clocked': True,
               'DDeps': [[], ['prescaler']],
               'DLines': ['27:D', '29:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f31c5290>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f3213990>]}}
