/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 152 160)
	(text "controller" (rect 5 0 40 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "start" (rect 0 0 17 12)(font "Arial" ))
		(text "start" (rect 21 27 38 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "LE" (rect 0 0 12 12)(font "Arial" ))
		(text "LE" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "L" (rect 0 0 5 12)(font "Arial" ))
		(text "L" (rect 21 59 26 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "Zi" (rect 0 0 8 12)(font "Arial" ))
		(text "Zi" (rect 21 75 29 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 91 31 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 107 31 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 136 32)
		(output)
		(text "done" (rect 0 0 18 12)(font "Arial" ))
		(text "done" (rect 97 27 115 39)(font "Arial" ))
		(line (pt 136 32)(pt 120 32)(line_width 1))
	)
	(port
		(pt 136 48)
		(output)
		(text "init1" (rect 0 0 12 12)(font "Arial" ))
		(text "init1" (rect 103 43 115 55)(font "Arial" ))
		(line (pt 136 48)(pt 120 48)(line_width 1))
	)
	(port
		(pt 136 64)
		(output)
		(text "LdF" (rect 0 0 16 12)(font "Arial" ))
		(text "LdF" (rect 99 59 115 71)(font "Arial" ))
		(line (pt 136 64)(pt 120 64)(line_width 1))
	)
	(port
		(pt 136 80)
		(output)
		(text "LdN" (rect 0 0 17 12)(font "Arial" ))
		(text "LdN" (rect 98 75 115 87)(font "Arial" ))
		(line (pt 136 80)(pt 120 80)(line_width 1))
	)
	(port
		(pt 136 96)
		(output)
		(text "init1k" (rect 0 0 17 12)(font "Arial" ))
		(text "init1k" (rect 98 91 115 103)(font "Arial" ))
		(line (pt 136 96)(pt 120 96)(line_width 1))
	)
	(port
		(pt 136 112)
		(output)
		(text "cen" (rect 0 0 14 12)(font "Arial" ))
		(text "cen" (rect 101 107 115 119)(font "Arial" ))
		(line (pt 136 112)(pt 120 112)(line_width 1))
	)
	(parameter
		"IDLE"
		"000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"STARTING"
		"001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"LOADN"
		"010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CHECK"
		"011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"INIT"
		"100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CALC"
		"101"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 120 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 152 -64 252 16))
)
