here /home/shay/a/sing1018/Desktop/SoCET_GPU_FuncSim/gpu/gpu
Scheduler to ICacheStage Requests Test


Cycle #0

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #1

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4096, 'size': 4, 'uuid': 1024, 'pc': 4096, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #3

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #4

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184080
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1000
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #5

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #6

[Issue] Received Instruction(pc=4096, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #7

[Issue] Received Instruction(pc=4096, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #8

[Issue] Received Instruction(pc=4096, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4096
[Scheduler] Pushing inst to ahead latch

Cycle #9

[Issue] Received Instruction(pc=4096, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #10

[Issue] Received Instruction(pc=4096, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode]: Received Raw Instruction Data: 40184080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #11

[Issue] Received Instruction(pc=4096, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 40 18 40  word(le)=0x40184080  bits=01000000000110000100000010000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4100, 'size': 4, 'uuid': 1025, 'pc': 4100, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #12

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #13

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000000
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1004
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #14

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #15

[Issue] Received Instruction(pc=4100, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #16

[Issue] Received Instruction(pc=4100, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #17

[Issue] Received Instruction(pc=4100, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4100
[Scheduler] Pushing inst to ahead latch

Cycle #18

[Issue] Received Instruction(pc=4100, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4100, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #19

[Issue] Received Instruction(pc=4100, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode]: Received Raw Instruction Data: 42000000
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #20

[Issue] Received Instruction(pc=4100, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x00000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 00 00 00 42  word(le)=0x42000000  bits=01000010000000000000000000000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4104, 'size': 4, 'uuid': 1026, 'pc': 4104, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #21

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #22

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff80
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1008
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #23

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #24

[Issue] Received Instruction(pc=4104, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #25

[Issue] Received Instruction(pc=4104, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #26

[Issue] Received Instruction(pc=4104, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4104
[Scheduler] Pushing inst to ahead latch

Cycle #27

[Issue] Received Instruction(pc=4104, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4104, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #28

[Issue] Received Instruction(pc=4104, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode]: Received Raw Instruction Data: 1fffff80
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #29

[Issue] Received Instruction(pc=4104, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 ff ff 1f  word(le)=0x1fffff80  bits=00011111111111111111111110000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4108, 'size': 4, 'uuid': 1027, 'pc': 4108, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #30

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #31

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e080
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x100C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #32

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #33

[Issue] Received Instruction(pc=4108, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #34

[Issue] Received Instruction(pc=4108, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #35

[Issue] Received Instruction(pc=4108, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4108
[Scheduler] Pushing inst to ahead latch

Cycle #36

[Issue] Received Instruction(pc=4108, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4108, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #37

[Issue] Received Instruction(pc=4108, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode]: Received Raw Instruction Data: 3e07e080
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #38

[Issue] Received Instruction(pc=4108, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADD: Bits('0b0000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x80e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 80 e0 07 3e  word(le)=0x3e07e080  bits=00111110000001111110000010000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4112, 'size': 4, 'uuid': 1028, 'pc': 4112, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #39

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #40

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184081
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1010
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #41

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #42

[Issue] Received Instruction(pc=4112, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #43

[Issue] Received Instruction(pc=4112, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #44

[Issue] Received Instruction(pc=4112, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4112
[Scheduler] Pushing inst to ahead latch

Cycle #45

[Issue] Received Instruction(pc=4112, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4112, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #46

[Issue] Received Instruction(pc=4112, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode]: Received Raw Instruction Data: 40184081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #47

[Issue] Received Instruction(pc=4112, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 40 18 40  word(le)=0x40184081  bits=01000000000110000100000010000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4116, 'size': 4, 'uuid': 1029, 'pc': 4116, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #48

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #49

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000001
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1014
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #50

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #51

[Issue] Received Instruction(pc=4116, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #52

[Issue] Received Instruction(pc=4116, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #53

[Issue] Received Instruction(pc=4116, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4116
[Scheduler] Pushing inst to ahead latch

Cycle #54

[Issue] Received Instruction(pc=4116, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4116, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #55

[Issue] Received Instruction(pc=4116, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode]: Received Raw Instruction Data: 42000001
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #56

[Issue] Received Instruction(pc=4116, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x01000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 01 00 00 42  word(le)=0x42000001  bits=01000010000000000000000000000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4120, 'size': 4, 'uuid': 1030, 'pc': 4120, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #57

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #58

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff81
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1018
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #59

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #60

[Issue] Received Instruction(pc=4120, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #61

[Issue] Received Instruction(pc=4120, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #62

[Issue] Received Instruction(pc=4120, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4120
[Scheduler] Pushing inst to ahead latch

Cycle #63

[Issue] Received Instruction(pc=4120, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4120, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #64

[Issue] Received Instruction(pc=4120, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode]: Received Raw Instruction Data: 1fffff81
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #65

[Issue] Received Instruction(pc=4120, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 ff ff 1f  word(le)=0x1fffff81  bits=00011111111111111111111110000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4124, 'size': 4, 'uuid': 1031, 'pc': 4124, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #66

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #67

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e081
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x101C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #68

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #69

[Issue] Received Instruction(pc=4124, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #70

[Issue] Received Instruction(pc=4124, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #71

[Issue] Received Instruction(pc=4124, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4124
[Scheduler] Pushing inst to ahead latch

Cycle #72

[Issue] Received Instruction(pc=4124, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4124, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #73

[Issue] Received Instruction(pc=4124, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode]: Received Raw Instruction Data: 3e07e081
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #74

[Issue] Received Instruction(pc=4124, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUB: Bits('0b0000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x81e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 81 e0 07 3e  word(le)=0x3e07e081  bits=00111110000001111110000010000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4128, 'size': 4, 'uuid': 1032, 'pc': 4128, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #75

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #76

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184082
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1020
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #77

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #78

[Issue] Received Instruction(pc=4128, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #79

[Issue] Received Instruction(pc=4128, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #80

[Issue] Received Instruction(pc=4128, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4128
[Scheduler] Pushing inst to ahead latch

Cycle #81

[Issue] Received Instruction(pc=4128, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4128, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #82

[Issue] Received Instruction(pc=4128, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode]: Received Raw Instruction Data: 40184082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4128}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #83

[Issue] Received Instruction(pc=4128, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 40 18 40  word(le)=0x40184082  bits=01000000000110000100000010000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4132, 'size': 4, 'uuid': 1033, 'pc': 4132, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #84

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #85

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000002
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1024
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #86

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #87

[Issue] Received Instruction(pc=4132, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #88

[Issue] Received Instruction(pc=4132, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #89

[Issue] Received Instruction(pc=4132, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4132
[Scheduler] Pushing inst to ahead latch

Cycle #90

[Issue] Received Instruction(pc=4132, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4132, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #91

[Issue] Received Instruction(pc=4132, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode]: Received Raw Instruction Data: 42000002
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4132}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #92

[Issue] Received Instruction(pc=4132, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x02000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 02 00 00 42  word(le)=0x42000002  bits=01000010000000000000000000000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4136, 'size': 4, 'uuid': 1034, 'pc': 4136, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #93

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #94

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff82
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1028
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #95

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #96

[Issue] Received Instruction(pc=4136, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #97

[Issue] Received Instruction(pc=4136, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #98

[Issue] Received Instruction(pc=4136, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4136
[Scheduler] Pushing inst to ahead latch

Cycle #99

[Issue] Received Instruction(pc=4136, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4136, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #100

[Issue] Received Instruction(pc=4136, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode]: Received Raw Instruction Data: 1fffff82
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4136}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #101

[Issue] Received Instruction(pc=4136, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 ff ff 1f  word(le)=0x1fffff82  bits=00011111111111111111111110000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4140, 'size': 4, 'uuid': 1035, 'pc': 4140, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #102

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #103

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e082
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x102C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #104

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #105

[Issue] Received Instruction(pc=4140, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #106

[Issue] Received Instruction(pc=4140, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #107

[Issue] Received Instruction(pc=4140, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4140
[Scheduler] Pushing inst to ahead latch

Cycle #108

[Issue] Received Instruction(pc=4140, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4140, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #109

[Issue] Received Instruction(pc=4140, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode]: Received Raw Instruction Data: 3e07e082
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4140}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #110

[Issue] Received Instruction(pc=4140, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MUL: Bits('0b0000010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x82e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 82 e0 07 3e  word(le)=0x3e07e082  bits=00111110000001111110000010000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4144, 'size': 4, 'uuid': 1036, 'pc': 4144, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4144, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #111

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #112

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184083
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4144, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1030
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #113

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #114

[Issue] Received Instruction(pc=4144, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #115

[Issue] Received Instruction(pc=4144, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #116

[Issue] Received Instruction(pc=4144, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4144
[Scheduler] Pushing inst to ahead latch

Cycle #117

[Issue] Received Instruction(pc=4144, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4144, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #118

[Issue] Received Instruction(pc=4144, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode]: Received Raw Instruction Data: 40184083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4144}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #119

[Issue] Received Instruction(pc=4144, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 40 18 40  word(le)=0x40184083  bits=01000000000110000100000010000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4148, 'size': 4, 'uuid': 1037, 'pc': 4148, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4148, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #120

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #121

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000003
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4148, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1034
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #122

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #123

[Issue] Received Instruction(pc=4148, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #124

[Issue] Received Instruction(pc=4148, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #125

[Issue] Received Instruction(pc=4148, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4148
[Scheduler] Pushing inst to ahead latch

Cycle #126

[Issue] Received Instruction(pc=4148, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4148, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #127

[Issue] Received Instruction(pc=4148, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode]: Received Raw Instruction Data: 42000003
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4148}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #128

[Issue] Received Instruction(pc=4148, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x03000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 03 00 00 42  word(le)=0x42000003  bits=01000010000000000000000000000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4152, 'size': 4, 'uuid': 1038, 'pc': 4152, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4152, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #129

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #130

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff83
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4152, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1038
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #131

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #132

[Issue] Received Instruction(pc=4152, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #133

[Issue] Received Instruction(pc=4152, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #134

[Issue] Received Instruction(pc=4152, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4152
[Scheduler] Pushing inst to ahead latch

Cycle #135

[Issue] Received Instruction(pc=4152, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4152, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #136

[Issue] Received Instruction(pc=4152, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode]: Received Raw Instruction Data: 1fffff83
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4152}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #137

[Issue] Received Instruction(pc=4152, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 ff ff 1f  word(le)=0x1fffff83  bits=00011111111111111111111110000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4156, 'size': 4, 'uuid': 1039, 'pc': 4156, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4156, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #138

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #139

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e083
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4156, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x103C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #140

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #141

[Issue] Received Instruction(pc=4156, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #142

[Issue] Received Instruction(pc=4156, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #143

[Issue] Received Instruction(pc=4156, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4156
[Scheduler] Pushing inst to ahead latch

Cycle #144

[Issue] Received Instruction(pc=4156, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4156, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #145

[Issue] Received Instruction(pc=4156, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode]: Received Raw Instruction Data: 3e07e083
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4156}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #146

[Issue] Received Instruction(pc=4156, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIV: Bits('0b0000011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x83e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 83 e0 07 3e  word(le)=0x3e07e083  bits=00111110000001111110000010000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4160, 'size': 4, 'uuid': 1040, 'pc': 4160, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4160, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #147

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #148

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184084
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4160, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1040
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #149

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #150

[Issue] Received Instruction(pc=4160, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #151

[Issue] Received Instruction(pc=4160, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #152

[Issue] Received Instruction(pc=4160, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4160
[Scheduler] Pushing inst to ahead latch

Cycle #153

[Issue] Received Instruction(pc=4160, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4160, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #154

[Issue] Received Instruction(pc=4160, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode]: Received Raw Instruction Data: 40184084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4160}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #155

[Issue] Received Instruction(pc=4160, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 40 18 40  word(le)=0x40184084  bits=01000000000110000100000010000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4164, 'size': 4, 'uuid': 1041, 'pc': 4164, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4164, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #156

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #157

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000004
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4164, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1044
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #158

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #159

[Issue] Received Instruction(pc=4164, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #160

[Issue] Received Instruction(pc=4164, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #161

[Issue] Received Instruction(pc=4164, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4164
[Scheduler] Pushing inst to ahead latch

Cycle #162

[Issue] Received Instruction(pc=4164, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4164, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #163

[Issue] Received Instruction(pc=4164, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode]: Received Raw Instruction Data: 42000004
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4164}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #164

[Issue] Received Instruction(pc=4164, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x04000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 04 00 00 42  word(le)=0x42000004  bits=01000010000000000000000000000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4168, 'size': 4, 'uuid': 1042, 'pc': 4168, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4168, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #165

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #166

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff84
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4168, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1048
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #167

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #168

[Issue] Received Instruction(pc=4168, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #169

[Issue] Received Instruction(pc=4168, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #170

[Issue] Received Instruction(pc=4168, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4168
[Scheduler] Pushing inst to ahead latch

Cycle #171

[Issue] Received Instruction(pc=4168, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4168, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #172

[Issue] Received Instruction(pc=4168, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode]: Received Raw Instruction Data: 1fffff84
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4168}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #173

[Issue] Received Instruction(pc=4168, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 ff ff 1f  word(le)=0x1fffff84  bits=00011111111111111111111110000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4172, 'size': 4, 'uuid': 1043, 'pc': 4172, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4172, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #174

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #175

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e084
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4172, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x104C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #176

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #177

[Issue] Received Instruction(pc=4172, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #178

[Issue] Received Instruction(pc=4172, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #179

[Issue] Received Instruction(pc=4172, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4172
[Scheduler] Pushing inst to ahead latch

Cycle #180

[Issue] Received Instruction(pc=4172, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4172, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #181

[Issue] Received Instruction(pc=4172, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode]: Received Raw Instruction Data: 3e07e084
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4172}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #182

[Issue] Received Instruction(pc=4172, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.AND: Bits('0b0000100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x84e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 84 e0 07 3e  word(le)=0x3e07e084  bits=00111110000001111110000010000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4176, 'size': 4, 'uuid': 1044, 'pc': 4176, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4176, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #183

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #184

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184085
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4176, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1050
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #185

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #186

[Issue] Received Instruction(pc=4176, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #187

[Issue] Received Instruction(pc=4176, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #188

[Issue] Received Instruction(pc=4176, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4176
[Scheduler] Pushing inst to ahead latch

Cycle #189

[Issue] Received Instruction(pc=4176, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4176, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #190

[Issue] Received Instruction(pc=4176, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode]: Received Raw Instruction Data: 40184085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4176}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #191

[Issue] Received Instruction(pc=4176, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 40 18 40  word(le)=0x40184085  bits=01000000000110000100000010000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4180, 'size': 4, 'uuid': 1045, 'pc': 4180, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4180, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #192

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #193

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000005
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4180, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1054
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #194

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #195

[Issue] Received Instruction(pc=4180, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #196

[Issue] Received Instruction(pc=4180, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #197

[Issue] Received Instruction(pc=4180, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4180
[Scheduler] Pushing inst to ahead latch

Cycle #198

[Issue] Received Instruction(pc=4180, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4180, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #199

[Issue] Received Instruction(pc=4180, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode]: Received Raw Instruction Data: 42000005
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4180}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #200

[Issue] Received Instruction(pc=4180, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x05000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 05 00 00 42  word(le)=0x42000005  bits=01000010000000000000000000000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4184, 'size': 4, 'uuid': 1046, 'pc': 4184, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4184, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #201

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #202

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff85
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4184, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1058
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #203

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #204

[Issue] Received Instruction(pc=4184, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #205

[Issue] Received Instruction(pc=4184, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #206

[Issue] Received Instruction(pc=4184, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4184
[Scheduler] Pushing inst to ahead latch

Cycle #207

[Issue] Received Instruction(pc=4184, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4184, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #208

[Issue] Received Instruction(pc=4184, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode]: Received Raw Instruction Data: 1fffff85
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4184}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #209

[Issue] Received Instruction(pc=4184, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 ff ff 1f  word(le)=0x1fffff85  bits=00011111111111111111111110000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4188, 'size': 4, 'uuid': 1047, 'pc': 4188, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4188, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #210

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #211

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e085
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4188, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x105C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #212

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #213

[Issue] Received Instruction(pc=4188, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #214

[Issue] Received Instruction(pc=4188, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #215

[Issue] Received Instruction(pc=4188, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4188
[Scheduler] Pushing inst to ahead latch

Cycle #216

[Issue] Received Instruction(pc=4188, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4188, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #217

[Issue] Received Instruction(pc=4188, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode]: Received Raw Instruction Data: 3e07e085
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4188}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #218

[Issue] Received Instruction(pc=4188, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.OR: Bits('0b0000101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x85e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 85 e0 07 3e  word(le)=0x3e07e085  bits=00111110000001111110000010000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4192, 'size': 4, 'uuid': 1048, 'pc': 4192, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4192, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #219

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #220

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184086
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4192, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1060
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #221

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #222

[Issue] Received Instruction(pc=4192, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #223

[Issue] Received Instruction(pc=4192, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #224

[Issue] Received Instruction(pc=4192, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4192
[Scheduler] Pushing inst to ahead latch

Cycle #225

[Issue] Received Instruction(pc=4192, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4192, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #226

[Issue] Received Instruction(pc=4192, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode]: Received Raw Instruction Data: 40184086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4192}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #227

[Issue] Received Instruction(pc=4192, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 40 18 40  word(le)=0x40184086  bits=01000000000110000100000010000110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4196, 'size': 4, 'uuid': 1049, 'pc': 4196, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4196, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #228

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #229

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000006
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4196, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1064
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #230

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #231

[Issue] Received Instruction(pc=4196, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #232

[Issue] Received Instruction(pc=4196, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #233

[Issue] Received Instruction(pc=4196, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4196
[Scheduler] Pushing inst to ahead latch

Cycle #234

[Issue] Received Instruction(pc=4196, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4196, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #235

[Issue] Received Instruction(pc=4196, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode]: Received Raw Instruction Data: 42000006
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4196}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #236

[Issue] Received Instruction(pc=4196, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x06000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 06 00 00 42  word(le)=0x42000006  bits=01000010000000000000000000000110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4200, 'size': 4, 'uuid': 1050, 'pc': 4200, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4200, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #237

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #238

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff86
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4200, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1068
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #239

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #240

[Issue] Received Instruction(pc=4200, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #241

[Issue] Received Instruction(pc=4200, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #242

[Issue] Received Instruction(pc=4200, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4200
[Scheduler] Pushing inst to ahead latch

Cycle #243

[Issue] Received Instruction(pc=4200, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4200, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #244

[Issue] Received Instruction(pc=4200, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode]: Received Raw Instruction Data: 1fffff86
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4200}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #245

[Issue] Received Instruction(pc=4200, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 ff ff 1f  word(le)=0x1fffff86  bits=00011111111111111111111110000110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4204, 'size': 4, 'uuid': 1051, 'pc': 4204, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4204, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #246

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #247

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e086
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4204, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x106C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #248

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #249

[Issue] Received Instruction(pc=4204, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #250

[Issue] Received Instruction(pc=4204, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #251

[Issue] Received Instruction(pc=4204, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4204
[Scheduler] Pushing inst to ahead latch

Cycle #252

[Issue] Received Instruction(pc=4204, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4204, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #253

[Issue] Received Instruction(pc=4204, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode]: Received Raw Instruction Data: 3e07e086
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4204}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #254

[Issue] Received Instruction(pc=4204, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.XOR: Bits('0b0000110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x86e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 86 e0 07 3e  word(le)=0x3e07e086  bits=00111110000001111110000010000110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4208, 'size': 4, 'uuid': 1052, 'pc': 4208, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4208, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #255

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #256

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184087
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4208, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1070
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #257

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #258

[Issue] Received Instruction(pc=4208, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #259

[Issue] Received Instruction(pc=4208, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #260

[Issue] Received Instruction(pc=4208, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4208
[Scheduler] Pushing inst to ahead latch

Cycle #261

[Issue] Received Instruction(pc=4208, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4208, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #262

[Issue] Received Instruction(pc=4208, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode]: Received Raw Instruction Data: 40184087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4208}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #263

[Issue] Received Instruction(pc=4208, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 40 18 40  word(le)=0x40184087  bits=01000000000110000100000010000111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4212, 'size': 4, 'uuid': 1053, 'pc': 4212, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4212, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #264

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #265

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000007
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4212, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1074
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #266

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #267

[Issue] Received Instruction(pc=4212, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #268

[Issue] Received Instruction(pc=4212, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #269

[Issue] Received Instruction(pc=4212, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4212
[Scheduler] Pushing inst to ahead latch

Cycle #270

[Issue] Received Instruction(pc=4212, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4212, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #271

[Issue] Received Instruction(pc=4212, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode]: Received Raw Instruction Data: 42000007
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4212}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #272

[Issue] Received Instruction(pc=4212, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x07000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 07 00 00 42  word(le)=0x42000007  bits=01000010000000000000000000000111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4216, 'size': 4, 'uuid': 1054, 'pc': 4216, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4216, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #273

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #274

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff87
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4216, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1078
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #275

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #276

[Issue] Received Instruction(pc=4216, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #277

[Issue] Received Instruction(pc=4216, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #278

[Issue] Received Instruction(pc=4216, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4216
[Scheduler] Pushing inst to ahead latch

Cycle #279

[Issue] Received Instruction(pc=4216, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4216, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #280

[Issue] Received Instruction(pc=4216, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode]: Received Raw Instruction Data: 1fffff87
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4216}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #281

[Issue] Received Instruction(pc=4216, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 ff ff 1f  word(le)=0x1fffff87  bits=00011111111111111111111110000111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4220, 'size': 4, 'uuid': 1055, 'pc': 4220, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4220, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #282

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #283

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e087
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4220, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x107C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #284

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #285

[Issue] Received Instruction(pc=4220, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #286

[Issue] Received Instruction(pc=4220, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #287

[Issue] Received Instruction(pc=4220, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4220
[Scheduler] Pushing inst to ahead latch

Cycle #288

[Issue] Received Instruction(pc=4220, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4220, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #289

[Issue] Received Instruction(pc=4220, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode]: Received Raw Instruction Data: 3e07e087
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4220}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #290

[Issue] Received Instruction(pc=4220, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLT: Bits('0b0000111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x87e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 87 e0 07 3e  word(le)=0x3e07e087  bits=00111110000001111110000010000111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4224, 'size': 4, 'uuid': 1056, 'pc': 4224, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4224, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #291

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #292

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184088
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4224, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1080
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #293

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #294

[Issue] Received Instruction(pc=4224, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #295

[Issue] Received Instruction(pc=4224, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #296

[Issue] Received Instruction(pc=4224, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4224
[Scheduler] Pushing inst to ahead latch

Cycle #297

[Issue] Received Instruction(pc=4224, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4224, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #298

[Issue] Received Instruction(pc=4224, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode]: Received Raw Instruction Data: 40184088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4224}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #299

[Issue] Received Instruction(pc=4224, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 40 18 40  word(le)=0x40184088  bits=01000000000110000100000010001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4228, 'size': 4, 'uuid': 1057, 'pc': 4228, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4228, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #300

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #301

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000008
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4228, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1084
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #302

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #303

[Issue] Received Instruction(pc=4228, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #304

[Issue] Received Instruction(pc=4228, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #305

[Issue] Received Instruction(pc=4228, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4228
[Scheduler] Pushing inst to ahead latch

Cycle #306

[Issue] Received Instruction(pc=4228, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4228, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #307

[Issue] Received Instruction(pc=4228, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode]: Received Raw Instruction Data: 42000008
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4228}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #308

[Issue] Received Instruction(pc=4228, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x08000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 08 00 00 42  word(le)=0x42000008  bits=01000010000000000000000000001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4232, 'size': 4, 'uuid': 1058, 'pc': 4232, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4232, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #309

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #310

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff88
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4232, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1088
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #311

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #312

[Issue] Received Instruction(pc=4232, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #313

[Issue] Received Instruction(pc=4232, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #314

[Issue] Received Instruction(pc=4232, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4232
[Scheduler] Pushing inst to ahead latch

Cycle #315

[Issue] Received Instruction(pc=4232, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4232, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #316

[Issue] Received Instruction(pc=4232, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode]: Received Raw Instruction Data: 1fffff88
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4232}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #317

[Issue] Received Instruction(pc=4232, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 ff ff 1f  word(le)=0x1fffff88  bits=00011111111111111111111110001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4236, 'size': 4, 'uuid': 1059, 'pc': 4236, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4236, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #318

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #319

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e088
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4236, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x108C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #320

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #321

[Issue] Received Instruction(pc=4236, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #322

[Issue] Received Instruction(pc=4236, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #323

[Issue] Received Instruction(pc=4236, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4236
[Scheduler] Pushing inst to ahead latch

Cycle #324

[Issue] Received Instruction(pc=4236, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4236, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #325

[Issue] Received Instruction(pc=4236, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode]: Received Raw Instruction Data: 3e07e088
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4236}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #326

[Issue] Received Instruction(pc=4236, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTU: Bits('0b0001000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x88e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 88 e0 07 3e  word(le)=0x3e07e088  bits=00111110000001111110000010001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4240, 'size': 4, 'uuid': 1060, 'pc': 4240, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4240, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #327

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #328

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184089
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4240, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1090
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #329

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #330

[Issue] Received Instruction(pc=4240, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #331

[Issue] Received Instruction(pc=4240, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #332

[Issue] Received Instruction(pc=4240, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4240
[Scheduler] Pushing inst to ahead latch

Cycle #333

[Issue] Received Instruction(pc=4240, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4240, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #334

[Issue] Received Instruction(pc=4240, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode]: Received Raw Instruction Data: 40184089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4240}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #335

[Issue] Received Instruction(pc=4240, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 40 18 40  word(le)=0x40184089  bits=01000000000110000100000010001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4244, 'size': 4, 'uuid': 1061, 'pc': 4244, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4244, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #336

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #337

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42000009
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4244, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1094
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #338

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #339

[Issue] Received Instruction(pc=4244, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #340

[Issue] Received Instruction(pc=4244, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #341

[Issue] Received Instruction(pc=4244, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4244
[Scheduler] Pushing inst to ahead latch

Cycle #342

[Issue] Received Instruction(pc=4244, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4244, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #343

[Issue] Received Instruction(pc=4244, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode]: Received Raw Instruction Data: 42000009
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4244}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #344

[Issue] Received Instruction(pc=4244, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x09000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 09 00 00 42  word(le)=0x42000009  bits=01000010000000000000000000001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4248, 'size': 4, 'uuid': 1062, 'pc': 4248, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4248, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #345

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #346

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff89
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4248, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1098
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #347

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #348

[Issue] Received Instruction(pc=4248, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #349

[Issue] Received Instruction(pc=4248, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #350

[Issue] Received Instruction(pc=4248, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4248
[Scheduler] Pushing inst to ahead latch

Cycle #351

[Issue] Received Instruction(pc=4248, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4248, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #352

[Issue] Received Instruction(pc=4248, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode]: Received Raw Instruction Data: 1fffff89
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4248}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #353

[Issue] Received Instruction(pc=4248, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 ff ff 1f  word(le)=0x1fffff89  bits=00011111111111111111111110001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4252, 'size': 4, 'uuid': 1063, 'pc': 4252, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4252, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #354

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #355

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e089
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4252, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x109C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #356

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #357

[Issue] Received Instruction(pc=4252, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #358

[Issue] Received Instruction(pc=4252, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #359

[Issue] Received Instruction(pc=4252, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4252
[Scheduler] Pushing inst to ahead latch

Cycle #360

[Issue] Received Instruction(pc=4252, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4252, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #361

[Issue] Received Instruction(pc=4252, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode]: Received Raw Instruction Data: 3e07e089
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4252}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #362

[Issue] Received Instruction(pc=4252, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.ADDF: Bits('0b0001001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x89e0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 89 e0 07 3e  word(le)=0x3e07e089  bits=00111110000001111110000010001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4256, 'size': 4, 'uuid': 1064, 'pc': 4256, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4256, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #363

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #364

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4256, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10A0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #365

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #366

[Issue] Received Instruction(pc=4256, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #367

[Issue] Received Instruction(pc=4256, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #368

[Issue] Received Instruction(pc=4256, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4256
[Scheduler] Pushing inst to ahead latch

Cycle #369

[Issue] Received Instruction(pc=4256, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4256, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #370

[Issue] Received Instruction(pc=4256, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode]: Received Raw Instruction Data: 4018408a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4256}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #371

[Issue] Received Instruction(pc=4256, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8a401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a 40 18 40  word(le)=0x4018408a  bits=01000000000110000100000010001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4260, 'size': 4, 'uuid': 1065, 'pc': 4260, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4260, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #372

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #373

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4260, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10A4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #374

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #375

[Issue] Received Instruction(pc=4260, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #376

[Issue] Received Instruction(pc=4260, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #377

[Issue] Received Instruction(pc=4260, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4260
[Scheduler] Pushing inst to ahead latch

Cycle #378

[Issue] Received Instruction(pc=4260, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4260, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #379

[Issue] Received Instruction(pc=4260, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode]: Received Raw Instruction Data: 4200000a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4260}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #380

[Issue] Received Instruction(pc=4260, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0a000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0a 00 00 42  word(le)=0x4200000a  bits=01000010000000000000000000001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4264, 'size': 4, 'uuid': 1066, 'pc': 4264, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4264, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #381

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #382

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4264, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10A8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #383

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #384

[Issue] Received Instruction(pc=4264, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #385

[Issue] Received Instruction(pc=4264, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #386

[Issue] Received Instruction(pc=4264, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4264
[Scheduler] Pushing inst to ahead latch

Cycle #387

[Issue] Received Instruction(pc=4264, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4264, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #388

[Issue] Received Instruction(pc=4264, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode]: Received Raw Instruction Data: 1fffff8a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4264}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #389

[Issue] Received Instruction(pc=4264, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8affff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a ff ff 1f  word(le)=0x1fffff8a  bits=00011111111111111111111110001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4268, 'size': 4, 'uuid': 1067, 'pc': 4268, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4268, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #390

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #391

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4268, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10AC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #392

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #393

[Issue] Received Instruction(pc=4268, warp_id=0, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #394

[Issue] Received Instruction(pc=4268, warp_id=1, warp_group_id=0, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #395

[Issue] Received Instruction(pc=4268, warp_id=2, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4268
[Scheduler] Pushing inst to ahead latch

Cycle #396

[Issue] Received Instruction(pc=4268, warp_id=3, warp_group_id=1, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4268, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #397

[Issue] Received Instruction(pc=4268, warp_id=4, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode]: Received Raw Instruction Data: 3e07e08a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4268}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #398

[Issue] Received Instruction(pc=4268, warp_id=5, warp_group_id=2, intended_FU='SUB', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SUBF: Bits('0b0001010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ae0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8a e0 07 3e  word(le)=0x3e07e08a  bits=00111110000001111110000010001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4272, 'size': 4, 'uuid': 1068, 'pc': 4272, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4272, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #399

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #400

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4272, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10B0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #401

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #402

[Issue] Received Instruction(pc=4272, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #403

[Issue] Received Instruction(pc=4272, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #404

[Issue] Received Instruction(pc=4272, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4272
[Scheduler] Pushing inst to ahead latch

Cycle #405

[Issue] Received Instruction(pc=4272, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4272, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #406

[Issue] Received Instruction(pc=4272, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode]: Received Raw Instruction Data: 4018408b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4272}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #407

[Issue] Received Instruction(pc=4272, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8b401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b 40 18 40  word(le)=0x4018408b  bits=01000000000110000100000010001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4276, 'size': 4, 'uuid': 1069, 'pc': 4276, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4276, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #408

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #409

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4276, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10B4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #410

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #411

[Issue] Received Instruction(pc=4276, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #412

[Issue] Received Instruction(pc=4276, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #413

[Issue] Received Instruction(pc=4276, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4276
[Scheduler] Pushing inst to ahead latch

Cycle #414

[Issue] Received Instruction(pc=4276, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4276, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #415

[Issue] Received Instruction(pc=4276, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode]: Received Raw Instruction Data: 4200000b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4276}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #416

[Issue] Received Instruction(pc=4276, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0b 00 00 42  word(le)=0x4200000b  bits=01000010000000000000000000001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4280, 'size': 4, 'uuid': 1070, 'pc': 4280, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4280, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #417

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #418

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4280, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10B8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #419

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #420

[Issue] Received Instruction(pc=4280, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #421

[Issue] Received Instruction(pc=4280, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #422

[Issue] Received Instruction(pc=4280, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4280
[Scheduler] Pushing inst to ahead latch

Cycle #423

[Issue] Received Instruction(pc=4280, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4280, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #424

[Issue] Received Instruction(pc=4280, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode]: Received Raw Instruction Data: 1fffff8b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4280}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #425

[Issue] Received Instruction(pc=4280, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8bffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b ff ff 1f  word(le)=0x1fffff8b  bits=00011111111111111111111110001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4284, 'size': 4, 'uuid': 1071, 'pc': 4284, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4284, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #426

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #427

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4284, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10BC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #428

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #429

[Issue] Received Instruction(pc=4284, warp_id=0, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #430

[Issue] Received Instruction(pc=4284, warp_id=1, warp_group_id=0, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #431

[Issue] Received Instruction(pc=4284, warp_id=2, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4284
[Scheduler] Pushing inst to ahead latch

Cycle #432

[Issue] Received Instruction(pc=4284, warp_id=3, warp_group_id=1, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4284, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #433

[Issue] Received Instruction(pc=4284, warp_id=4, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode]: Received Raw Instruction Data: 3e07e08b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4284}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #434

[Issue] Received Instruction(pc=4284, warp_id=5, warp_group_id=2, intended_FU='MUL', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.MULF: Bits('0b0001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8be0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8b e0 07 3e  word(le)=0x3e07e08b  bits=00111110000001111110000010001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4288, 'size': 4, 'uuid': 1072, 'pc': 4288, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4288, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #435

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #436

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4288, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10C0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #437

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #438

[Issue] Received Instruction(pc=4288, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #439

[Issue] Received Instruction(pc=4288, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #440

[Issue] Received Instruction(pc=4288, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4288
[Scheduler] Pushing inst to ahead latch

Cycle #441

[Issue] Received Instruction(pc=4288, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4288, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #442

[Issue] Received Instruction(pc=4288, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode]: Received Raw Instruction Data: 4018408c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4288}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #443

[Issue] Received Instruction(pc=4288, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8c401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c 40 18 40  word(le)=0x4018408c  bits=01000000000110000100000010001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4292, 'size': 4, 'uuid': 1073, 'pc': 4292, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4292, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #444

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #445

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4292, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10C4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #446

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #447

[Issue] Received Instruction(pc=4292, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #448

[Issue] Received Instruction(pc=4292, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #449

[Issue] Received Instruction(pc=4292, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4292
[Scheduler] Pushing inst to ahead latch

Cycle #450

[Issue] Received Instruction(pc=4292, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4292, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #451

[Issue] Received Instruction(pc=4292, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode]: Received Raw Instruction Data: 4200000c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4292}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #452

[Issue] Received Instruction(pc=4292, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0c000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0c 00 00 42  word(le)=0x4200000c  bits=01000010000000000000000000001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4296, 'size': 4, 'uuid': 1074, 'pc': 4296, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4296, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #453

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #454

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4296, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10C8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #455

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #456

[Issue] Received Instruction(pc=4296, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #457

[Issue] Received Instruction(pc=4296, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #458

[Issue] Received Instruction(pc=4296, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4296
[Scheduler] Pushing inst to ahead latch

Cycle #459

[Issue] Received Instruction(pc=4296, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4296, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #460

[Issue] Received Instruction(pc=4296, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode]: Received Raw Instruction Data: 1fffff8c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4296}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #461

[Issue] Received Instruction(pc=4296, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8cffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c ff ff 1f  word(le)=0x1fffff8c  bits=00011111111111111111111110001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4300, 'size': 4, 'uuid': 1075, 'pc': 4300, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4300, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #462

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #463

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4300, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10CC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #464

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #465

[Issue] Received Instruction(pc=4300, warp_id=0, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #466

[Issue] Received Instruction(pc=4300, warp_id=1, warp_group_id=0, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #467

[Issue] Received Instruction(pc=4300, warp_id=2, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4300
[Scheduler] Pushing inst to ahead latch

Cycle #468

[Issue] Received Instruction(pc=4300, warp_id=3, warp_group_id=1, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4300, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #469

[Issue] Received Instruction(pc=4300, warp_id=4, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode]: Received Raw Instruction Data: 3e07e08c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4300}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #470

[Issue] Received Instruction(pc=4300, warp_id=5, warp_group_id=2, intended_FU='DIV', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.DIVF: Bits('0b0001100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ce0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8c e0 07 3e  word(le)=0x3e07e08c  bits=00111110000001111110000010001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4304, 'size': 4, 'uuid': 1076, 'pc': 4304, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4304, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #471

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #472

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4304, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10D0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #473

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #474

[Issue] Received Instruction(pc=4304, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #475

[Issue] Received Instruction(pc=4304, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #476

[Issue] Received Instruction(pc=4304, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4304
[Scheduler] Pushing inst to ahead latch

Cycle #477

[Issue] Received Instruction(pc=4304, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4304, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #478

[Issue] Received Instruction(pc=4304, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode]: Received Raw Instruction Data: 4018408d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4304}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #479

[Issue] Received Instruction(pc=4304, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8d401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d 40 18 40  word(le)=0x4018408d  bits=01000000000110000100000010001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4308, 'size': 4, 'uuid': 1077, 'pc': 4308, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4308, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #480

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #481

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4308, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10D4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #482

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #483

[Issue] Received Instruction(pc=4308, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #484

[Issue] Received Instruction(pc=4308, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #485

[Issue] Received Instruction(pc=4308, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4308
[Scheduler] Pushing inst to ahead latch

Cycle #486

[Issue] Received Instruction(pc=4308, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4308, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #487

[Issue] Received Instruction(pc=4308, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode]: Received Raw Instruction Data: 4200000d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4308}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #488

[Issue] Received Instruction(pc=4308, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0d 00 00 42  word(le)=0x4200000d  bits=01000010000000000000000000001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4312, 'size': 4, 'uuid': 1078, 'pc': 4312, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4312, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #489

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #490

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4312, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10D8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #491

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #492

[Issue] Received Instruction(pc=4312, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #493

[Issue] Received Instruction(pc=4312, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #494

[Issue] Received Instruction(pc=4312, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4312
[Scheduler] Pushing inst to ahead latch

Cycle #495

[Issue] Received Instruction(pc=4312, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4312, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #496

[Issue] Received Instruction(pc=4312, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode]: Received Raw Instruction Data: 1fffff8d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4312}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #497

[Issue] Received Instruction(pc=4312, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8dffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d ff ff 1f  word(le)=0x1fffff8d  bits=00011111111111111111111110001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4316, 'size': 4, 'uuid': 1079, 'pc': 4316, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4316, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #498

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #499

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4316, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10DC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #500

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #501

[Issue] Received Instruction(pc=4316, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #502

[Issue] Received Instruction(pc=4316, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #503

[Issue] Received Instruction(pc=4316, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4316
[Scheduler] Pushing inst to ahead latch

Cycle #504

[Issue] Received Instruction(pc=4316, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4316, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #505

[Issue] Received Instruction(pc=4316, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode]: Received Raw Instruction Data: 3e07e08d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4316}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #506

[Issue] Received Instruction(pc=4316, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLL: Bits('0b0001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8de0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8d e0 07 3e  word(le)=0x3e07e08d  bits=00111110000001111110000010001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4320, 'size': 4, 'uuid': 1080, 'pc': 4320, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4320, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #507

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #508

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4320, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10E0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #509

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #510

[Issue] Received Instruction(pc=4320, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #511

[Issue] Received Instruction(pc=4320, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #512

[Issue] Received Instruction(pc=4320, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4320
[Scheduler] Pushing inst to ahead latch

Cycle #513

[Issue] Received Instruction(pc=4320, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4320, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #514

[Issue] Received Instruction(pc=4320, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode]: Received Raw Instruction Data: 4018408e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4320}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #515

[Issue] Received Instruction(pc=4320, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8e401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e 40 18 40  word(le)=0x4018408e  bits=01000000000110000100000010001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4324, 'size': 4, 'uuid': 1081, 'pc': 4324, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4324, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #516

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #517

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4324, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10E4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #518

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #519

[Issue] Received Instruction(pc=4324, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #520

[Issue] Received Instruction(pc=4324, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #521

[Issue] Received Instruction(pc=4324, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4324
[Scheduler] Pushing inst to ahead latch

Cycle #522

[Issue] Received Instruction(pc=4324, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4324, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #523

[Issue] Received Instruction(pc=4324, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode]: Received Raw Instruction Data: 4200000e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4324}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #524

[Issue] Received Instruction(pc=4324, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0e 00 00 42  word(le)=0x4200000e  bits=01000010000000000000000000001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4328, 'size': 4, 'uuid': 1082, 'pc': 4328, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4328, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #525

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #526

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4328, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10E8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #527

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #528

[Issue] Received Instruction(pc=4328, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #529

[Issue] Received Instruction(pc=4328, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #530

[Issue] Received Instruction(pc=4328, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4328
[Scheduler] Pushing inst to ahead latch

Cycle #531

[Issue] Received Instruction(pc=4328, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4328, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #532

[Issue] Received Instruction(pc=4328, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode]: Received Raw Instruction Data: 1fffff8e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4328}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #533

[Issue] Received Instruction(pc=4328, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8effff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e ff ff 1f  word(le)=0x1fffff8e  bits=00011111111111111111111110001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4332, 'size': 4, 'uuid': 1083, 'pc': 4332, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4332, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #534

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #535

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4332, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10EC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #536

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #537

[Issue] Received Instruction(pc=4332, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #538

[Issue] Received Instruction(pc=4332, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #539

[Issue] Received Instruction(pc=4332, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4332
[Scheduler] Pushing inst to ahead latch

Cycle #540

[Issue] Received Instruction(pc=4332, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4332, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #541

[Issue] Received Instruction(pc=4332, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode]: Received Raw Instruction Data: 3e07e08e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4332}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #542

[Issue] Received Instruction(pc=4332, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRL: Bits('0b0001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8ee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8e e0 07 3e  word(le)=0x3e07e08e  bits=00111110000001111110000010001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4336, 'size': 4, 'uuid': 1084, 'pc': 4336, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4336, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #543

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #544

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018408f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4336, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10F0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #545

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #546

[Issue] Received Instruction(pc=4336, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #547

[Issue] Received Instruction(pc=4336, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #548

[Issue] Received Instruction(pc=4336, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4336
[Scheduler] Pushing inst to ahead latch

Cycle #549

[Issue] Received Instruction(pc=4336, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4336, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #550

[Issue] Received Instruction(pc=4336, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode]: Received Raw Instruction Data: 4018408f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4336}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #551

[Issue] Received Instruction(pc=4336, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8f401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f 40 18 40  word(le)=0x4018408f  bits=01000000000110000100000010001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4340, 'size': 4, 'uuid': 1085, 'pc': 4340, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4340, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #552

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #553

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200000f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4340, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10F4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #554

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #555

[Issue] Received Instruction(pc=4340, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #556

[Issue] Received Instruction(pc=4340, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #557

[Issue] Received Instruction(pc=4340, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4340
[Scheduler] Pushing inst to ahead latch

Cycle #558

[Issue] Received Instruction(pc=4340, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4340, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #559

[Issue] Received Instruction(pc=4340, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode]: Received Raw Instruction Data: 4200000f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4340}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #560

[Issue] Received Instruction(pc=4340, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x0f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 0f 00 00 42  word(le)=0x4200000f  bits=01000010000000000000000000001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4344, 'size': 4, 'uuid': 1086, 'pc': 4344, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4344, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #561

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #562

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffff8f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4344, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10F8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #563

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #564

[Issue] Received Instruction(pc=4344, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #565

[Issue] Received Instruction(pc=4344, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #566

[Issue] Received Instruction(pc=4344, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4344
[Scheduler] Pushing inst to ahead latch

Cycle #567

[Issue] Received Instruction(pc=4344, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4344, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #568

[Issue] Received Instruction(pc=4344, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode]: Received Raw Instruction Data: 1fffff8f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4344}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #569

[Issue] Received Instruction(pc=4344, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f ff ff 1f  word(le)=0x1fffff8f  bits=00011111111111111111111110001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4348, 'size': 4, 'uuid': 1087, 'pc': 4348, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4348, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #570

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #571

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e08f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4348, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x10FC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #572

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #573

[Issue] Received Instruction(pc=4348, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #574

[Issue] Received Instruction(pc=4348, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #575

[Issue] Received Instruction(pc=4348, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4348
[Scheduler] Pushing inst to ahead latch

Cycle #576

[Issue] Received Instruction(pc=4348, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4348, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #577

[Issue] Received Instruction(pc=4348, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode]: Received Raw Instruction Data: 3e07e08f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4348}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #578

[Issue] Received Instruction(pc=4348, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SRA: Bits('0b0001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x8fe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 8f e0 07 3e  word(le)=0x3e07e08f  bits=00111110000001111110000010001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4352, 'size': 4, 'uuid': 1088, 'pc': 4352, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4352, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #579

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #580

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 401840cb
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4352, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1100
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #581

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #582

[Issue] Received Instruction(pc=4352, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #583

[Issue] Received Instruction(pc=4352, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #584

[Issue] Received Instruction(pc=4352, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4352
[Scheduler] Pushing inst to ahead latch

Cycle #585

[Issue] Received Instruction(pc=4352, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4352, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #586

[Issue] Received Instruction(pc=4352, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode]: Received Raw Instruction Data: 401840cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4352}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #587

[Issue] Received Instruction(pc=4352, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcb401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb 40 18 40  word(le)=0x401840cb  bits=01000000000110000100000011001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4356, 'size': 4, 'uuid': 1089, 'pc': 4356, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4356, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #588

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #589

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200004b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4356, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1104
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #590

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #591

[Issue] Received Instruction(pc=4356, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #592

[Issue] Received Instruction(pc=4356, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #593

[Issue] Received Instruction(pc=4356, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4356
[Scheduler] Pushing inst to ahead latch

Cycle #594

[Issue] Received Instruction(pc=4356, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4356, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #595

[Issue] Received Instruction(pc=4356, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode]: Received Raw Instruction Data: 4200004b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4356}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #596

[Issue] Received Instruction(pc=4356, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4b000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4b 00 00 42  word(le)=0x4200004b  bits=01000010000000000000000001001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4360, 'size': 4, 'uuid': 1090, 'pc': 4360, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4360, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #597

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #598

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffcb
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4360, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1108
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #599

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #600

[Issue] Received Instruction(pc=4360, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #601

[Issue] Received Instruction(pc=4360, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #602

[Issue] Received Instruction(pc=4360, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4360
[Scheduler] Pushing inst to ahead latch

Cycle #603

[Issue] Received Instruction(pc=4360, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4360, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #604

[Issue] Received Instruction(pc=4360, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode]: Received Raw Instruction Data: 1fffffcb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4360}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #605

[Issue] Received Instruction(pc=4360, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb ff ff 1f  word(le)=0x1fffffcb  bits=00011111111111111111111111001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4364, 'size': 4, 'uuid': 1091, 'pc': 4364, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4364, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #606

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #607

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e0cb
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4364, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x110C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #608

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #609

[Issue] Received Instruction(pc=4364, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #610

[Issue] Received Instruction(pc=4364, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #611

[Issue] Received Instruction(pc=4364, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4364
[Scheduler] Pushing inst to ahead latch

Cycle #612

[Issue] Received Instruction(pc=4364, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4364, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #613

[Issue] Received Instruction(pc=4364, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode]: Received Raw Instruction Data: 3e07e0cb
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4364}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #614

[Issue] Received Instruction(pc=4364, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SLTF: Bits('0b1001011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcbe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cb e0 07 3e  word(le)=0x3e07e0cb  bits=00111110000001111110000011001011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4368, 'size': 4, 'uuid': 1092, 'pc': 4368, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4368, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #615

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #616

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 401840cd
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4368, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1110
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #617

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #618

[Issue] Received Instruction(pc=4368, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #619

[Issue] Received Instruction(pc=4368, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #620

[Issue] Received Instruction(pc=4368, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4368
[Scheduler] Pushing inst to ahead latch

Cycle #621

[Issue] Received Instruction(pc=4368, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4368, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #622

[Issue] Received Instruction(pc=4368, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode]: Received Raw Instruction Data: 401840cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4368}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #623

[Issue] Received Instruction(pc=4368, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcd401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd 40 18 40  word(le)=0x401840cd  bits=01000000000110000100000011001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4372, 'size': 4, 'uuid': 1093, 'pc': 4372, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4372, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #624

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #625

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200004d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4372, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1114
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #626

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #627

[Issue] Received Instruction(pc=4372, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #628

[Issue] Received Instruction(pc=4372, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #629

[Issue] Received Instruction(pc=4372, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4372
[Scheduler] Pushing inst to ahead latch

Cycle #630

[Issue] Received Instruction(pc=4372, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4372, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #631

[Issue] Received Instruction(pc=4372, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode]: Received Raw Instruction Data: 4200004d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4372}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #632

[Issue] Received Instruction(pc=4372, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4d000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4d 00 00 42  word(le)=0x4200004d  bits=01000010000000000000000001001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4376, 'size': 4, 'uuid': 1094, 'pc': 4376, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4376, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #633

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #634

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffcd
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4376, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1118
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #635

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #636

[Issue] Received Instruction(pc=4376, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #637

[Issue] Received Instruction(pc=4376, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #638

[Issue] Received Instruction(pc=4376, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4376
[Scheduler] Pushing inst to ahead latch

Cycle #639

[Issue] Received Instruction(pc=4376, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4376, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #640

[Issue] Received Instruction(pc=4376, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode]: Received Raw Instruction Data: 1fffffcd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4376}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #641

[Issue] Received Instruction(pc=4376, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcdffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd ff ff 1f  word(le)=0x1fffffcd  bits=00011111111111111111111111001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4380, 'size': 4, 'uuid': 1095, 'pc': 4380, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4380, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #642

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #643

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e0cd
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4380, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x111C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #644

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #645

[Issue] Received Instruction(pc=4380, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #646

[Issue] Received Instruction(pc=4380, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #647

[Issue] Received Instruction(pc=4380, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4380
[Scheduler] Pushing inst to ahead latch

Cycle #648

[Issue] Received Instruction(pc=4380, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4380, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #649

[Issue] Received Instruction(pc=4380, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode]: Received Raw Instruction Data: 3e07e0cd
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4380}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #650

[Issue] Received Instruction(pc=4380, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGE: Bits('0b1001101')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcde0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cd e0 07 3e  word(le)=0x3e07e0cd  bits=00111110000001111110000011001101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4384, 'size': 4, 'uuid': 1096, 'pc': 4384, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4384, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #651

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #652

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 401840ce
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4384, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1120
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #653

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #654

[Issue] Received Instruction(pc=4384, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #655

[Issue] Received Instruction(pc=4384, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #656

[Issue] Received Instruction(pc=4384, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4384
[Scheduler] Pushing inst to ahead latch

Cycle #657

[Issue] Received Instruction(pc=4384, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4384, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #658

[Issue] Received Instruction(pc=4384, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode]: Received Raw Instruction Data: 401840ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4384}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #659

[Issue] Received Instruction(pc=4384, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xce401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce 40 18 40  word(le)=0x401840ce  bits=01000000000110000100000011001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4388, 'size': 4, 'uuid': 1097, 'pc': 4388, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4388, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #660

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #661

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200004e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4388, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1124
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #662

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #663

[Issue] Received Instruction(pc=4388, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #664

[Issue] Received Instruction(pc=4388, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #665

[Issue] Received Instruction(pc=4388, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4388
[Scheduler] Pushing inst to ahead latch

Cycle #666

[Issue] Received Instruction(pc=4388, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4388, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #667

[Issue] Received Instruction(pc=4388, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode]: Received Raw Instruction Data: 4200004e
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4388}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #668

[Issue] Received Instruction(pc=4388, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4e000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4e 00 00 42  word(le)=0x4200004e  bits=01000010000000000000000001001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4392, 'size': 4, 'uuid': 1098, 'pc': 4392, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4392, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #669

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #670

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffce
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4392, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1128
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #671

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #672

[Issue] Received Instruction(pc=4392, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #673

[Issue] Received Instruction(pc=4392, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #674

[Issue] Received Instruction(pc=4392, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4392
[Scheduler] Pushing inst to ahead latch

Cycle #675

[Issue] Received Instruction(pc=4392, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4392, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #676

[Issue] Received Instruction(pc=4392, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode]: Received Raw Instruction Data: 1fffffce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4392}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #677

[Issue] Received Instruction(pc=4392, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xceffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce ff ff 1f  word(le)=0x1fffffce  bits=00011111111111111111111111001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4396, 'size': 4, 'uuid': 1099, 'pc': 4396, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4396, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #678

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #679

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e0ce
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4396, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x112C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #680

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #681

[Issue] Received Instruction(pc=4396, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #682

[Issue] Received Instruction(pc=4396, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #683

[Issue] Received Instruction(pc=4396, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4396
[Scheduler] Pushing inst to ahead latch

Cycle #684

[Issue] Received Instruction(pc=4396, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4396, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #685

[Issue] Received Instruction(pc=4396, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode]: Received Raw Instruction Data: 3e07e0ce
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4396}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #686

[Issue] Received Instruction(pc=4396, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEU: Bits('0b1001110')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcee0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ce e0 07 3e  word(le)=0x3e07e0ce  bits=00111110000001111110000011001110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4400, 'size': 4, 'uuid': 1100, 'pc': 4400, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4400, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #687

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #688

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 401840cf
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4400, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1130
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #689

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #690

[Issue] Received Instruction(pc=4400, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #691

[Issue] Received Instruction(pc=4400, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #692

[Issue] Received Instruction(pc=4400, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4400
[Scheduler] Pushing inst to ahead latch

Cycle #693

[Issue] Received Instruction(pc=4400, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4400, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #694

[Issue] Received Instruction(pc=4400, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode]: Received Raw Instruction Data: 401840cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4400}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #695

[Issue] Received Instruction(pc=4400, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=3, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcf401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf 40 18 40  word(le)=0x401840cf  bits=01000000000110000100000011001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4404, 'size': 4, 'uuid': 1101, 'pc': 4404, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4404, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #696

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #697

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200004f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4404, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1134
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #698

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #699

[Issue] Received Instruction(pc=4404, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #700

[Issue] Received Instruction(pc=4404, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #701

[Issue] Received Instruction(pc=4404, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4404
[Scheduler] Pushing inst to ahead latch

Cycle #702

[Issue] Received Instruction(pc=4404, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4404, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #703

[Issue] Received Instruction(pc=4404, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode]: Received Raw Instruction Data: 4200004f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4404}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #704

[Issue] Received Instruction(pc=4404, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=0, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4f000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4f 00 00 42  word(le)=0x4200004f  bits=01000010000000000000000001001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4408, 'size': 4, 'uuid': 1102, 'pc': 4408, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4408, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #705

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #706

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffcf
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4408, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1138
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #707

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #708

[Issue] Received Instruction(pc=4408, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #709

[Issue] Received Instruction(pc=4408, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #710

[Issue] Received Instruction(pc=4408, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4408
[Scheduler] Pushing inst to ahead latch

Cycle #711

[Issue] Received Instruction(pc=4408, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4408, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #712

[Issue] Received Instruction(pc=4408, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode]: Received Raw Instruction Data: 1fffffcf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4408}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #713

[Issue] Received Instruction(pc=4408, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=63, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf ff ff 1f  word(le)=0x1fffffcf  bits=00011111111111111111111111001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4412, 'size': 4, 'uuid': 1103, 'pc': 4412, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4412, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #714

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #715

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07e0cf
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4412, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x113C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #716

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #717

[Issue] Received Instruction(pc=4412, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #718

[Issue] Received Instruction(pc=4412, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #719

[Issue] Received Instruction(pc=4412, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4412
[Scheduler] Pushing inst to ahead latch

Cycle #720

[Issue] Received Instruction(pc=4412, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4412, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #721

[Issue] Received Instruction(pc=4412, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode]: Received Raw Instruction Data: 3e07e0cf
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4412}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #722

[Issue] Received Instruction(pc=4412, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=0, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<R_Op.SGEF: Bits('0b1001111')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcfe0073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cf e0 07 3e  word(le)=0x3e07e0cf  bits=00111110000001111110000011001111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4416, 'size': 4, 'uuid': 1104, 'pc': 4416, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4416, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #723

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #724

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004090
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4416, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1140
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #725

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #726

[Issue] Received Instruction(pc=4416, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #727

[Issue] Received Instruction(pc=4416, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #728

[Issue] Received Instruction(pc=4416, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4416
[Scheduler] Pushing inst to ahead latch

Cycle #729

[Issue] Received Instruction(pc=4416, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4416, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #730

[Issue] Received Instruction(pc=4416, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode]: Received Raw Instruction Data: 40004090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4416}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #731

[Issue] Received Instruction(pc=4416, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 40 00 40  word(le)=0x40004090  bits=01000000000000000100000010010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4420, 'size': 4, 'uuid': 1105, 'pc': 4420, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4420, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #732

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #733

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080010
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4420, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1144
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #734

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #735

[Issue] Received Instruction(pc=4420, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #736

[Issue] Received Instruction(pc=4420, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #737

[Issue] Received Instruction(pc=4420, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4420
[Scheduler] Pushing inst to ahead latch

Cycle #738

[Issue] Received Instruction(pc=4420, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4420, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #739

[Issue] Received Instruction(pc=4420, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode]: Received Raw Instruction Data: 42080010
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4420}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #740

[Issue] Received Instruction(pc=4420, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x10000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 10 00 08 42  word(le)=0x42080010  bits=01000010000010000000000000010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4424, 'size': 4, 'uuid': 1106, 'pc': 4424, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4424, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #741

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #742

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff90
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4424, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1148
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #743

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #744

[Issue] Received Instruction(pc=4424, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #745

[Issue] Received Instruction(pc=4424, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #746

[Issue] Received Instruction(pc=4424, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4424
[Scheduler] Pushing inst to ahead latch

Cycle #747

[Issue] Received Instruction(pc=4424, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4424, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #748

[Issue] Received Instruction(pc=4424, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode]: Received Raw Instruction Data: 1effff90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4424}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #749

[Issue] Received Instruction(pc=4424, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 ff ff 1e  word(le)=0x1effff90  bits=00011110111111111111111110010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4428, 'size': 4, 'uuid': 1107, 'pc': 4428, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4428, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #750

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #751

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe090
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4428, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x114C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #752

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #753

[Issue] Received Instruction(pc=4428, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #754

[Issue] Received Instruction(pc=4428, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #755

[Issue] Received Instruction(pc=4428, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4428
[Scheduler] Pushing inst to ahead latch

Cycle #756

[Issue] Received Instruction(pc=4428, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4428, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #757

[Issue] Received Instruction(pc=4428, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode]: Received Raw Instruction Data: 3fffe090
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4428}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #758

[Issue] Received Instruction(pc=4428, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x90e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 e0 ff 3f  word(le)=0x3fffe090  bits=00111111111111111110000010010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4432, 'size': 4, 'uuid': 1108, 'pc': 4432, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4432, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #759

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #760

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f90
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4432, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1150
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #761

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #762

[Issue] Received Instruction(pc=4432, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #763

[Issue] Received Instruction(pc=4432, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #764

[Issue] Received Instruction(pc=4432, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4432
[Scheduler] Pushing inst to ahead latch

Cycle #765

[Issue] Received Instruction(pc=4432, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4432, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #766

[Issue] Received Instruction(pc=4432, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode]: Received Raw Instruction Data: 41003f90
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4432}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #767

[Issue] Received Instruction(pc=4432, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ADDI: Bits('0b0010000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x903f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 90 3f 00 41  word(le)=0x41003f90  bits=01000001000000000011111110010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4436, 'size': 4, 'uuid': 1109, 'pc': 4436, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4436, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #768

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #769

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004094
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4436, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1154
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #770

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #771

[Issue] Received Instruction(pc=4436, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #772

[Issue] Received Instruction(pc=4436, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #773

[Issue] Received Instruction(pc=4436, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4436
[Scheduler] Pushing inst to ahead latch

Cycle #774

[Issue] Received Instruction(pc=4436, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4436, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #775

[Issue] Received Instruction(pc=4436, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode]: Received Raw Instruction Data: 40004094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4436}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #776

[Issue] Received Instruction(pc=4436, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 40 00 40  word(le)=0x40004094  bits=01000000000000000100000010010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4440, 'size': 4, 'uuid': 1110, 'pc': 4440, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4440, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #777

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #778

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080014
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4440, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1158
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #779

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #780

[Issue] Received Instruction(pc=4440, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #781

[Issue] Received Instruction(pc=4440, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #782

[Issue] Received Instruction(pc=4440, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4440
[Scheduler] Pushing inst to ahead latch

Cycle #783

[Issue] Received Instruction(pc=4440, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4440, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #784

[Issue] Received Instruction(pc=4440, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode]: Received Raw Instruction Data: 42080014
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4440}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #785

[Issue] Received Instruction(pc=4440, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x14000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 14 00 08 42  word(le)=0x42080014  bits=01000010000010000000000000010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4444, 'size': 4, 'uuid': 1111, 'pc': 4444, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4444, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #786

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #787

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff94
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4444, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x115C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #788

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #789

[Issue] Received Instruction(pc=4444, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #790

[Issue] Received Instruction(pc=4444, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #791

[Issue] Received Instruction(pc=4444, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4444
[Scheduler] Pushing inst to ahead latch

Cycle #792

[Issue] Received Instruction(pc=4444, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4444, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #793

[Issue] Received Instruction(pc=4444, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode]: Received Raw Instruction Data: 1effff94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4444}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #794

[Issue] Received Instruction(pc=4444, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 ff ff 1e  word(le)=0x1effff94  bits=00011110111111111111111110010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4448, 'size': 4, 'uuid': 1112, 'pc': 4448, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4448, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #795

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #796

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe094
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4448, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1160
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #797

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #798

[Issue] Received Instruction(pc=4448, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #799

[Issue] Received Instruction(pc=4448, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #800

[Issue] Received Instruction(pc=4448, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4448
[Scheduler] Pushing inst to ahead latch

Cycle #801

[Issue] Received Instruction(pc=4448, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4448, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #802

[Issue] Received Instruction(pc=4448, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode]: Received Raw Instruction Data: 3fffe094
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4448}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #803

[Issue] Received Instruction(pc=4448, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x94e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 e0 ff 3f  word(le)=0x3fffe094  bits=00111111111111111110000010010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4452, 'size': 4, 'uuid': 1113, 'pc': 4452, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4452, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #804

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #805

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f94
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4452, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1164
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #806

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #807

[Issue] Received Instruction(pc=4452, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #808

[Issue] Received Instruction(pc=4452, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #809

[Issue] Received Instruction(pc=4452, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4452
[Scheduler] Pushing inst to ahead latch

Cycle #810

[Issue] Received Instruction(pc=4452, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4452, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #811

[Issue] Received Instruction(pc=4452, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode]: Received Raw Instruction Data: 41003f94
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4452}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #812

[Issue] Received Instruction(pc=4452, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.XORI: Bits('0b0010100')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x943f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 94 3f 00 41  word(le)=0x41003f94  bits=01000001000000000011111110010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4456, 'size': 4, 'uuid': 1114, 'pc': 4456, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4456, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #813

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #814

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004095
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4456, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1168
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #815

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #816

[Issue] Received Instruction(pc=4456, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #817

[Issue] Received Instruction(pc=4456, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #818

[Issue] Received Instruction(pc=4456, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4456
[Scheduler] Pushing inst to ahead latch

Cycle #819

[Issue] Received Instruction(pc=4456, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4456, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #820

[Issue] Received Instruction(pc=4456, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode]: Received Raw Instruction Data: 40004095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4456}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #821

[Issue] Received Instruction(pc=4456, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 40 00 40  word(le)=0x40004095  bits=01000000000000000100000010010101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4460, 'size': 4, 'uuid': 1115, 'pc': 4460, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4460, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #822

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #823

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080015
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4460, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x116C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #824

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #825

[Issue] Received Instruction(pc=4460, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #826

[Issue] Received Instruction(pc=4460, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #827

[Issue] Received Instruction(pc=4460, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4460
[Scheduler] Pushing inst to ahead latch

Cycle #828

[Issue] Received Instruction(pc=4460, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4460, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #829

[Issue] Received Instruction(pc=4460, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode]: Received Raw Instruction Data: 42080015
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4460}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #830

[Issue] Received Instruction(pc=4460, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x15000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 15 00 08 42  word(le)=0x42080015  bits=01000010000010000000000000010101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4464, 'size': 4, 'uuid': 1116, 'pc': 4464, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4464, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #831

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #832

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff95
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4464, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1170
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #833

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #834

[Issue] Received Instruction(pc=4464, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #835

[Issue] Received Instruction(pc=4464, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #836

[Issue] Received Instruction(pc=4464, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4464
[Scheduler] Pushing inst to ahead latch

Cycle #837

[Issue] Received Instruction(pc=4464, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4464, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #838

[Issue] Received Instruction(pc=4464, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode]: Received Raw Instruction Data: 1effff95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4464}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #839

[Issue] Received Instruction(pc=4464, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 ff ff 1e  word(le)=0x1effff95  bits=00011110111111111111111110010101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4468, 'size': 4, 'uuid': 1117, 'pc': 4468, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4468, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #840

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #841

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe095
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4468, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1174
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #842

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #843

[Issue] Received Instruction(pc=4468, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #844

[Issue] Received Instruction(pc=4468, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #845

[Issue] Received Instruction(pc=4468, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4468
[Scheduler] Pushing inst to ahead latch

Cycle #846

[Issue] Received Instruction(pc=4468, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4468, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #847

[Issue] Received Instruction(pc=4468, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode]: Received Raw Instruction Data: 3fffe095
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4468}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #848

[Issue] Received Instruction(pc=4468, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x95e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 e0 ff 3f  word(le)=0x3fffe095  bits=00111111111111111110000010010101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4472, 'size': 4, 'uuid': 1118, 'pc': 4472, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4472, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #849

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #850

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f95
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4472, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1178
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #851

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #852

[Issue] Received Instruction(pc=4472, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #853

[Issue] Received Instruction(pc=4472, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #854

[Issue] Received Instruction(pc=4472, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4472
[Scheduler] Pushing inst to ahead latch

Cycle #855

[Issue] Received Instruction(pc=4472, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4472, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #856

[Issue] Received Instruction(pc=4472, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode]: Received Raw Instruction Data: 41003f95
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4472}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #857

[Issue] Received Instruction(pc=4472, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.ORI: Bits('0b0010101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x953f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 95 3f 00 41  word(le)=0x41003f95  bits=01000001000000000011111110010101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4476, 'size': 4, 'uuid': 1119, 'pc': 4476, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4476, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #858

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #859

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004097
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4476, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x117C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #860

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #861

[Issue] Received Instruction(pc=4476, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #862

[Issue] Received Instruction(pc=4476, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #863

[Issue] Received Instruction(pc=4476, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4476
[Scheduler] Pushing inst to ahead latch

Cycle #864

[Issue] Received Instruction(pc=4476, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4476, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #865

[Issue] Received Instruction(pc=4476, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode]: Received Raw Instruction Data: 40004097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4476}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #866

[Issue] Received Instruction(pc=4476, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 40 00 40  word(le)=0x40004097  bits=01000000000000000100000010010111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4480, 'size': 4, 'uuid': 1120, 'pc': 4480, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4480, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #867

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #868

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080017
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4480, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1180
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #869

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #870

[Issue] Received Instruction(pc=4480, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #871

[Issue] Received Instruction(pc=4480, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #872

[Issue] Received Instruction(pc=4480, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4480
[Scheduler] Pushing inst to ahead latch

Cycle #873

[Issue] Received Instruction(pc=4480, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4480, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #874

[Issue] Received Instruction(pc=4480, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode]: Received Raw Instruction Data: 42080017
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4480}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #875

[Issue] Received Instruction(pc=4480, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x17000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 17 00 08 42  word(le)=0x42080017  bits=01000010000010000000000000010111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4484, 'size': 4, 'uuid': 1121, 'pc': 4484, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4484, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #876

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #877

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff97
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4484, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1184
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #878

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #879

[Issue] Received Instruction(pc=4484, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #880

[Issue] Received Instruction(pc=4484, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #881

[Issue] Received Instruction(pc=4484, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4484
[Scheduler] Pushing inst to ahead latch

Cycle #882

[Issue] Received Instruction(pc=4484, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4484, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #883

[Issue] Received Instruction(pc=4484, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode]: Received Raw Instruction Data: 1effff97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4484}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #884

[Issue] Received Instruction(pc=4484, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 ff ff 1e  word(le)=0x1effff97  bits=00011110111111111111111110010111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4488, 'size': 4, 'uuid': 1122, 'pc': 4488, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4488, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #885

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #886

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe097
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4488, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1188
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #887

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #888

[Issue] Received Instruction(pc=4488, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #889

[Issue] Received Instruction(pc=4488, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #890

[Issue] Received Instruction(pc=4488, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4488
[Scheduler] Pushing inst to ahead latch

Cycle #891

[Issue] Received Instruction(pc=4488, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4488, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #892

[Issue] Received Instruction(pc=4488, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode]: Received Raw Instruction Data: 3fffe097
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4488}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #893

[Issue] Received Instruction(pc=4488, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x97e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 e0 ff 3f  word(le)=0x3fffe097  bits=00111111111111111110000010010111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4492, 'size': 4, 'uuid': 1123, 'pc': 4492, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4492, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #894

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #895

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f97
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4492, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x118C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #896

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #897

[Issue] Received Instruction(pc=4492, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #898

[Issue] Received Instruction(pc=4492, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #899

[Issue] Received Instruction(pc=4492, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4492
[Scheduler] Pushing inst to ahead latch

Cycle #900

[Issue] Received Instruction(pc=4492, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4492, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #901

[Issue] Received Instruction(pc=4492, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode]: Received Raw Instruction Data: 41003f97
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4492}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #902

[Issue] Received Instruction(pc=4492, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTI: Bits('0b0010111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x973f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 97 3f 00 41  word(le)=0x41003f97  bits=01000001000000000011111110010111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4496, 'size': 4, 'uuid': 1124, 'pc': 4496, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4496, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #903

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #904

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40004098
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4496, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1190
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #905

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #906

[Issue] Received Instruction(pc=4496, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #907

[Issue] Received Instruction(pc=4496, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #908

[Issue] Received Instruction(pc=4496, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4496
[Scheduler] Pushing inst to ahead latch

Cycle #909

[Issue] Received Instruction(pc=4496, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4496, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #910

[Issue] Received Instruction(pc=4496, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode]: Received Raw Instruction Data: 40004098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4496}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #911

[Issue] Received Instruction(pc=4496, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 40 00 40  word(le)=0x40004098  bits=01000000000000000100000010011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4500, 'size': 4, 'uuid': 1125, 'pc': 4500, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4500, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #912

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #913

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080018
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4500, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1194
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #914

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #915

[Issue] Received Instruction(pc=4500, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #916

[Issue] Received Instruction(pc=4500, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #917

[Issue] Received Instruction(pc=4500, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4500
[Scheduler] Pushing inst to ahead latch

Cycle #918

[Issue] Received Instruction(pc=4500, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4500, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #919

[Issue] Received Instruction(pc=4500, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode]: Received Raw Instruction Data: 42080018
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4500}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #920

[Issue] Received Instruction(pc=4500, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x18000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 18 00 08 42  word(le)=0x42080018  bits=01000010000010000000000000011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4504, 'size': 4, 'uuid': 1126, 'pc': 4504, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4504, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #921

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #922

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff98
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4504, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1198
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #923

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #924

[Issue] Received Instruction(pc=4504, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #925

[Issue] Received Instruction(pc=4504, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #926

[Issue] Received Instruction(pc=4504, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4504
[Scheduler] Pushing inst to ahead latch

Cycle #927

[Issue] Received Instruction(pc=4504, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4504, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #928

[Issue] Received Instruction(pc=4504, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode]: Received Raw Instruction Data: 1effff98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4504}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #929

[Issue] Received Instruction(pc=4504, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 ff ff 1e  word(le)=0x1effff98  bits=00011110111111111111111110011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4508, 'size': 4, 'uuid': 1127, 'pc': 4508, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4508, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #930

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #931

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe098
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4508, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x119C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #932

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #933

[Issue] Received Instruction(pc=4508, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #934

[Issue] Received Instruction(pc=4508, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #935

[Issue] Received Instruction(pc=4508, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4508
[Scheduler] Pushing inst to ahead latch

Cycle #936

[Issue] Received Instruction(pc=4508, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4508, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #937

[Issue] Received Instruction(pc=4508, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode]: Received Raw Instruction Data: 3fffe098
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4508}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #938

[Issue] Received Instruction(pc=4508, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x98e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 e0 ff 3f  word(le)=0x3fffe098  bits=00111111111111111110000010011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4512, 'size': 4, 'uuid': 1128, 'pc': 4512, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4512, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #939

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #940

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f98
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4512, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11A0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #941

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #942

[Issue] Received Instruction(pc=4512, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #943

[Issue] Received Instruction(pc=4512, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #944

[Issue] Received Instruction(pc=4512, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4512
[Scheduler] Pushing inst to ahead latch

Cycle #945

[Issue] Received Instruction(pc=4512, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4512, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #946

[Issue] Received Instruction(pc=4512, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode]: Received Raw Instruction Data: 41003f98
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4512}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #947

[Issue] Received Instruction(pc=4512, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SLTIU: Bits('0b0011000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x983f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 98 3f 00 41  word(le)=0x41003f98  bits=01000001000000000011111110011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4516, 'size': 4, 'uuid': 1129, 'pc': 4516, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4516, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #948

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #949

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4000409d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4516, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11A4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #950

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #951

[Issue] Received Instruction(pc=4516, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #952

[Issue] Received Instruction(pc=4516, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #953

[Issue] Received Instruction(pc=4516, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4516
[Scheduler] Pushing inst to ahead latch

Cycle #954

[Issue] Received Instruction(pc=4516, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4516, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #955

[Issue] Received Instruction(pc=4516, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode]: Received Raw Instruction Data: 4000409d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4516}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #956

[Issue] Received Instruction(pc=4516, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 40 00 40  word(le)=0x4000409d  bits=01000000000000000100000010011101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4520, 'size': 4, 'uuid': 1130, 'pc': 4520, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4520, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #957

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #958

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208001d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4520, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11A8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #959

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #960

[Issue] Received Instruction(pc=4520, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #961

[Issue] Received Instruction(pc=4520, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #962

[Issue] Received Instruction(pc=4520, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4520
[Scheduler] Pushing inst to ahead latch

Cycle #963

[Issue] Received Instruction(pc=4520, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4520, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #964

[Issue] Received Instruction(pc=4520, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode]: Received Raw Instruction Data: 4208001d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4520}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #965

[Issue] Received Instruction(pc=4520, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1d000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1d 00 08 42  word(le)=0x4208001d  bits=01000010000010000000000000011101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4524, 'size': 4, 'uuid': 1131, 'pc': 4524, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4524, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #966

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #967

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff9d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4524, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11AC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #968

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #969

[Issue] Received Instruction(pc=4524, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #970

[Issue] Received Instruction(pc=4524, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #971

[Issue] Received Instruction(pc=4524, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4524
[Scheduler] Pushing inst to ahead latch

Cycle #972

[Issue] Received Instruction(pc=4524, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4524, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #973

[Issue] Received Instruction(pc=4524, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode]: Received Raw Instruction Data: 1effff9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4524}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #974

[Issue] Received Instruction(pc=4524, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9dffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d ff ff 1e  word(le)=0x1effff9d  bits=00011110111111111111111110011101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4528, 'size': 4, 'uuid': 1132, 'pc': 4528, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4528, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #975

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #976

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe09d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4528, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11B0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #977

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #978

[Issue] Received Instruction(pc=4528, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #979

[Issue] Received Instruction(pc=4528, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #980

[Issue] Received Instruction(pc=4528, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4528
[Scheduler] Pushing inst to ahead latch

Cycle #981

[Issue] Received Instruction(pc=4528, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4528, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #982

[Issue] Received Instruction(pc=4528, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode]: Received Raw Instruction Data: 3fffe09d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4528}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #983

[Issue] Received Instruction(pc=4528, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9de0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d e0 ff 3f  word(le)=0x3fffe09d  bits=00111111111111111110000010011101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4532, 'size': 4, 'uuid': 1133, 'pc': 4532, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4532, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #984

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #985

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f9d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4532, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11B4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #986

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #987

[Issue] Received Instruction(pc=4532, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #988

[Issue] Received Instruction(pc=4532, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #989

[Issue] Received Instruction(pc=4532, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4532
[Scheduler] Pushing inst to ahead latch

Cycle #990

[Issue] Received Instruction(pc=4532, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4532, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #991

[Issue] Received Instruction(pc=4532, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode]: Received Raw Instruction Data: 41003f9d
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4532}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #992

[Issue] Received Instruction(pc=4532, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SlLI: Bits('0b0011101')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9d3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9d 3f 00 41  word(le)=0x41003f9d  bits=01000001000000000011111110011101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4536, 'size': 4, 'uuid': 1134, 'pc': 4536, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4536, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #993

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #994

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4000409e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4536, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11B8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #995

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #996

[Issue] Received Instruction(pc=4536, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #997

[Issue] Received Instruction(pc=4536, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #998

[Issue] Received Instruction(pc=4536, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4536
[Scheduler] Pushing inst to ahead latch

Cycle #999

[Issue] Received Instruction(pc=4536, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4536, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1000

[Issue] Received Instruction(pc=4536, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode]: Received Raw Instruction Data: 4000409e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4536}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1001

[Issue] Received Instruction(pc=4536, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 40 00 40  word(le)=0x4000409e  bits=01000000000000000100000010011110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4540, 'size': 4, 'uuid': 1135, 'pc': 4540, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4540, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1002

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1003

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208001e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4540, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11BC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1004

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1005

[Issue] Received Instruction(pc=4540, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1006

[Issue] Received Instruction(pc=4540, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1007

[Issue] Received Instruction(pc=4540, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4540
[Scheduler] Pushing inst to ahead latch

Cycle #1008

[Issue] Received Instruction(pc=4540, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4540, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1009

[Issue] Received Instruction(pc=4540, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode]: Received Raw Instruction Data: 4208001e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4540}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1010

[Issue] Received Instruction(pc=4540, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1e000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1e 00 08 42  word(le)=0x4208001e  bits=01000010000010000000000000011110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4544, 'size': 4, 'uuid': 1136, 'pc': 4544, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4544, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1011

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1012

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff9e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4544, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11C0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1013

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1014

[Issue] Received Instruction(pc=4544, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1015

[Issue] Received Instruction(pc=4544, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1016

[Issue] Received Instruction(pc=4544, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4544
[Scheduler] Pushing inst to ahead latch

Cycle #1017

[Issue] Received Instruction(pc=4544, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4544, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1018

[Issue] Received Instruction(pc=4544, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode]: Received Raw Instruction Data: 1effff9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4544}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1019

[Issue] Received Instruction(pc=4544, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9effff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e ff ff 1e  word(le)=0x1effff9e  bits=00011110111111111111111110011110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4548, 'size': 4, 'uuid': 1137, 'pc': 4548, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4548, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1020

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1021

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe09e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4548, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11C4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1022

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1023

[Issue] Received Instruction(pc=4548, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1024

[Issue] Received Instruction(pc=4548, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1025

[Issue] Received Instruction(pc=4548, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4548
[Scheduler] Pushing inst to ahead latch

Cycle #1026

[Issue] Received Instruction(pc=4548, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4548, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1027

[Issue] Received Instruction(pc=4548, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode]: Received Raw Instruction Data: 3fffe09e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4548}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1028

[Issue] Received Instruction(pc=4548, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9ee0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e e0 ff 3f  word(le)=0x3fffe09e  bits=00111111111111111110000010011110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4552, 'size': 4, 'uuid': 1138, 'pc': 4552, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4552, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1029

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1030

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f9e
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4552, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11C8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1031

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1032

[Issue] Received Instruction(pc=4552, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1033

[Issue] Received Instruction(pc=4552, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1034

[Issue] Received Instruction(pc=4552, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4552
[Scheduler] Pushing inst to ahead latch

Cycle #1035

[Issue] Received Instruction(pc=4552, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4552, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1036

[Issue] Received Instruction(pc=4552, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode]: Received Raw Instruction Data: 41003f9e
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4552}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1037

[Issue] Received Instruction(pc=4552, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9e3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9e 3f 00 41  word(le)=0x41003f9e  bits=01000001000000000011111110011110
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4556, 'size': 4, 'uuid': 1139, 'pc': 4556, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4556, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1038

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1039

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4000409f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4556, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11CC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1040

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1041

[Issue] Received Instruction(pc=4556, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1042

[Issue] Received Instruction(pc=4556, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1043

[Issue] Received Instruction(pc=4556, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4556
[Scheduler] Pushing inst to ahead latch

Cycle #1044

[Issue] Received Instruction(pc=4556, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4556, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1045

[Issue] Received Instruction(pc=4556, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode]: Received Raw Instruction Data: 4000409f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4556}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1046

[Issue] Received Instruction(pc=4556, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 40 00 40  word(le)=0x4000409f  bits=01000000000000000100000010011111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4560, 'size': 4, 'uuid': 1140, 'pc': 4560, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4560, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1047

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1048

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208001f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4560, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11D0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1049

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1050

[Issue] Received Instruction(pc=4560, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1051

[Issue] Received Instruction(pc=4560, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1052

[Issue] Received Instruction(pc=4560, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4560
[Scheduler] Pushing inst to ahead latch

Cycle #1053

[Issue] Received Instruction(pc=4560, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4560, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1054

[Issue] Received Instruction(pc=4560, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode]: Received Raw Instruction Data: 4208001f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4560}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1055

[Issue] Received Instruction(pc=4560, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x1f000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 1f 00 08 42  word(le)=0x4208001f  bits=01000010000010000000000000011111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4564, 'size': 4, 'uuid': 1141, 'pc': 4564, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4564, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1056

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1057

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effff9f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4564, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11D4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1058

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1059

[Issue] Received Instruction(pc=4564, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1060

[Issue] Received Instruction(pc=4564, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1061

[Issue] Received Instruction(pc=4564, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4564
[Scheduler] Pushing inst to ahead latch

Cycle #1062

[Issue] Received Instruction(pc=4564, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4564, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1063

[Issue] Received Instruction(pc=4564, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode]: Received Raw Instruction Data: 1effff9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4564}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1064

[Issue] Received Instruction(pc=4564, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f ff ff 1e  word(le)=0x1effff9f  bits=00011110111111111111111110011111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4568, 'size': 4, 'uuid': 1142, 'pc': 4568, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4568, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1065

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1066

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe09f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4568, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11D8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1067

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1068

[Issue] Received Instruction(pc=4568, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1069

[Issue] Received Instruction(pc=4568, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1070

[Issue] Received Instruction(pc=4568, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4568
[Scheduler] Pushing inst to ahead latch

Cycle #1071

[Issue] Received Instruction(pc=4568, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4568, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1072

[Issue] Received Instruction(pc=4568, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode]: Received Raw Instruction Data: 3fffe09f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4568}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1073

[Issue] Received Instruction(pc=4568, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9fe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f e0 ff 3f  word(le)=0x3fffe09f  bits=00111111111111111110000010011111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4572, 'size': 4, 'uuid': 1143, 'pc': 4572, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4572, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1074

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1075

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003f9f
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4572, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11DC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1076

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1077

[Issue] Received Instruction(pc=4572, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1078

[Issue] Received Instruction(pc=4572, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1079

[Issue] Received Instruction(pc=4572, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4572
[Scheduler] Pushing inst to ahead latch

Cycle #1080

[Issue] Received Instruction(pc=4572, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4572, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1081

[Issue] Received Instruction(pc=4572, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode]: Received Raw Instruction Data: 41003f9f
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4572}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1082

[Issue] Received Instruction(pc=4572, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.SRAI: Bits('0b0011111')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x9f3f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 9f 3f 00 41  word(le)=0x41003f9f  bits=01000001000000000011111110011111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4576, 'size': 4, 'uuid': 1144, 'pc': 4576, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4576, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1083

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1084

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4576, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11E0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1085

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1086

[Issue] Received Instruction(pc=4576, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1087

[Issue] Received Instruction(pc=4576, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1088

[Issue] Received Instruction(pc=4576, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4576
[Scheduler] Pushing inst to ahead latch

Cycle #1089

[Issue] Received Instruction(pc=4576, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4576, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1090

[Issue] Received Instruction(pc=4576, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode]: Received Raw Instruction Data: 400040a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4576}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1091

[Issue] Received Instruction(pc=4576, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 40 00 40  word(le)=0x400040a0  bits=01000000000000000100000010100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4580, 'size': 4, 'uuid': 1145, 'pc': 4580, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4580, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1092

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1093

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080020
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4580, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11E4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1094

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1095

[Issue] Received Instruction(pc=4580, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1096

[Issue] Received Instruction(pc=4580, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1097

[Issue] Received Instruction(pc=4580, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4580
[Scheduler] Pushing inst to ahead latch

Cycle #1098

[Issue] Received Instruction(pc=4580, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4580, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1099

[Issue] Received Instruction(pc=4580, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode]: Received Raw Instruction Data: 42080020
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4580}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1100

[Issue] Received Instruction(pc=4580, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x20000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 20 00 08 42  word(le)=0x42080020  bits=01000010000010000000000000100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4584, 'size': 4, 'uuid': 1146, 'pc': 4584, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4584, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1101

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1102

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffa0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4584, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11E8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1103

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1104

[Issue] Received Instruction(pc=4584, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1105

[Issue] Received Instruction(pc=4584, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1106

[Issue] Received Instruction(pc=4584, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4584
[Scheduler] Pushing inst to ahead latch

Cycle #1107

[Issue] Received Instruction(pc=4584, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4584, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1108

[Issue] Received Instruction(pc=4584, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode]: Received Raw Instruction Data: 1effffa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4584}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1109

[Issue] Received Instruction(pc=4584, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 ff ff 1e  word(le)=0x1effffa0  bits=00011110111111111111111110100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4588, 'size': 4, 'uuid': 1147, 'pc': 4588, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4588, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1110

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1111

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0a0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4588, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11EC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1112

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1113

[Issue] Received Instruction(pc=4588, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1114

[Issue] Received Instruction(pc=4588, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1115

[Issue] Received Instruction(pc=4588, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4588
[Scheduler] Pushing inst to ahead latch

Cycle #1116

[Issue] Received Instruction(pc=4588, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4588, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1117

[Issue] Received Instruction(pc=4588, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode]: Received Raw Instruction Data: 3fffe0a0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4588}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1118

[Issue] Received Instruction(pc=4588, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa0e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 e0 ff 3f  word(le)=0x3fffe0a0  bits=00111111111111111110000010100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4592, 'size': 4, 'uuid': 1148, 'pc': 4592, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4592, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1119

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1120

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003fa0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4592, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11F0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1121

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1122

[Issue] Received Instruction(pc=4592, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1123

[Issue] Received Instruction(pc=4592, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1124

[Issue] Received Instruction(pc=4592, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4592
[Scheduler] Pushing inst to ahead latch

Cycle #1125

[Issue] Received Instruction(pc=4592, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4592, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1126

[Issue] Received Instruction(pc=4592, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode]: Received Raw Instruction Data: 41003fa0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4592}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1127

[Issue] Received Instruction(pc=4592, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LW: Bits('0b0100000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa03f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a0 3f 00 41  word(le)=0x41003fa0  bits=01000001000000000011111110100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4596, 'size': 4, 'uuid': 1149, 'pc': 4596, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4596, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1128

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1129

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4596, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11F4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1130

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1131

[Issue] Received Instruction(pc=4596, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1132

[Issue] Received Instruction(pc=4596, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1133

[Issue] Received Instruction(pc=4596, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4596
[Scheduler] Pushing inst to ahead latch

Cycle #1134

[Issue] Received Instruction(pc=4596, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4596, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1135

[Issue] Received Instruction(pc=4596, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode]: Received Raw Instruction Data: 400040a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4596}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1136

[Issue] Received Instruction(pc=4596, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 40 00 40  word(le)=0x400040a1  bits=01000000000000000100000010100001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4600, 'size': 4, 'uuid': 1150, 'pc': 4600, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4600, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1137

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1138

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080021
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4600, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11F8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1139

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1140

[Issue] Received Instruction(pc=4600, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1141

[Issue] Received Instruction(pc=4600, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1142

[Issue] Received Instruction(pc=4600, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4600
[Scheduler] Pushing inst to ahead latch

Cycle #1143

[Issue] Received Instruction(pc=4600, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4600, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1144

[Issue] Received Instruction(pc=4600, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode]: Received Raw Instruction Data: 42080021
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4600}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1145

[Issue] Received Instruction(pc=4600, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x21000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 21 00 08 42  word(le)=0x42080021  bits=01000010000010000000000000100001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4604, 'size': 4, 'uuid': 1151, 'pc': 4604, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4604, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1146

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1147

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffa1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4604, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x11FC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1148

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1149

[Issue] Received Instruction(pc=4604, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1150

[Issue] Received Instruction(pc=4604, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1151

[Issue] Received Instruction(pc=4604, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4604
[Scheduler] Pushing inst to ahead latch

Cycle #1152

[Issue] Received Instruction(pc=4604, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4604, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1153

[Issue] Received Instruction(pc=4604, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode]: Received Raw Instruction Data: 1effffa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4604}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1154

[Issue] Received Instruction(pc=4604, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 ff ff 1e  word(le)=0x1effffa1  bits=00011110111111111111111110100001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4608, 'size': 4, 'uuid': 1152, 'pc': 4608, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4608, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1155

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1156

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0a1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4608, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1200
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1157

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1158

[Issue] Received Instruction(pc=4608, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1159

[Issue] Received Instruction(pc=4608, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1160

[Issue] Received Instruction(pc=4608, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4608
[Scheduler] Pushing inst to ahead latch

Cycle #1161

[Issue] Received Instruction(pc=4608, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4608, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1162

[Issue] Received Instruction(pc=4608, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode]: Received Raw Instruction Data: 3fffe0a1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4608}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1163

[Issue] Received Instruction(pc=4608, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa1e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 e0 ff 3f  word(le)=0x3fffe0a1  bits=00111111111111111110000010100001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4612, 'size': 4, 'uuid': 1153, 'pc': 4612, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4612, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1164

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1165

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003fa1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4612, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1204
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1166

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1167

[Issue] Received Instruction(pc=4612, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1168

[Issue] Received Instruction(pc=4612, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1169

[Issue] Received Instruction(pc=4612, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4612
[Scheduler] Pushing inst to ahead latch

Cycle #1170

[Issue] Received Instruction(pc=4612, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4612, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1171

[Issue] Received Instruction(pc=4612, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode]: Received Raw Instruction Data: 41003fa1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4612}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1172

[Issue] Received Instruction(pc=4612, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LH: Bits('0b0100001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa13f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a1 3f 00 41  word(le)=0x41003fa1  bits=01000001000000000011111110100001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4616, 'size': 4, 'uuid': 1154, 'pc': 4616, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4616, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1173

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1174

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4616, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1208
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1175

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1176

[Issue] Received Instruction(pc=4616, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1177

[Issue] Received Instruction(pc=4616, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1178

[Issue] Received Instruction(pc=4616, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4616
[Scheduler] Pushing inst to ahead latch

Cycle #1179

[Issue] Received Instruction(pc=4616, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4616, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1180

[Issue] Received Instruction(pc=4616, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode]: Received Raw Instruction Data: 400040a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4616}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1181

[Issue] Received Instruction(pc=4616, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 40 00 40  word(le)=0x400040a2  bits=01000000000000000100000010100010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4620, 'size': 4, 'uuid': 1155, 'pc': 4620, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4620, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1182

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1183

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080022
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4620, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x120C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1184

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1185

[Issue] Received Instruction(pc=4620, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1186

[Issue] Received Instruction(pc=4620, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1187

[Issue] Received Instruction(pc=4620, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4620
[Scheduler] Pushing inst to ahead latch

Cycle #1188

[Issue] Received Instruction(pc=4620, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4620, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1189

[Issue] Received Instruction(pc=4620, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode]: Received Raw Instruction Data: 42080022
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4620}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1190

[Issue] Received Instruction(pc=4620, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x22000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 22 00 08 42  word(le)=0x42080022  bits=01000010000010000000000000100010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4624, 'size': 4, 'uuid': 1156, 'pc': 4624, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4624, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1191

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1192

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffa2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4624, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1210
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1193

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1194

[Issue] Received Instruction(pc=4624, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1195

[Issue] Received Instruction(pc=4624, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1196

[Issue] Received Instruction(pc=4624, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4624
[Scheduler] Pushing inst to ahead latch

Cycle #1197

[Issue] Received Instruction(pc=4624, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4624, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1198

[Issue] Received Instruction(pc=4624, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode]: Received Raw Instruction Data: 1effffa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4624}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1199

[Issue] Received Instruction(pc=4624, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 ff ff 1e  word(le)=0x1effffa2  bits=00011110111111111111111110100010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4628, 'size': 4, 'uuid': 1157, 'pc': 4628, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4628, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1200

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1201

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0a2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4628, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1214
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1202

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1203

[Issue] Received Instruction(pc=4628, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1204

[Issue] Received Instruction(pc=4628, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1205

[Issue] Received Instruction(pc=4628, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4628
[Scheduler] Pushing inst to ahead latch

Cycle #1206

[Issue] Received Instruction(pc=4628, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4628, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1207

[Issue] Received Instruction(pc=4628, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode]: Received Raw Instruction Data: 3fffe0a2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4628}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1208

[Issue] Received Instruction(pc=4628, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa2e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 e0 ff 3f  word(le)=0x3fffe0a2  bits=00111111111111111110000010100010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4632, 'size': 4, 'uuid': 1158, 'pc': 4632, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4632, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1209

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1210

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003fa2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4632, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1218
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1211

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1212

[Issue] Received Instruction(pc=4632, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1213

[Issue] Received Instruction(pc=4632, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1214

[Issue] Received Instruction(pc=4632, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4632
[Scheduler] Pushing inst to ahead latch

Cycle #1215

[Issue] Received Instruction(pc=4632, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4632, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1216

[Issue] Received Instruction(pc=4632, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode]: Received Raw Instruction Data: 41003fa2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4632}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1217

[Issue] Received Instruction(pc=4632, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.LB: Bits('0b0100010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa23f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a2 3f 00 41  word(le)=0x41003fa2  bits=01000001000000000011111110100010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4636, 'size': 4, 'uuid': 1159, 'pc': 4636, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4636, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1218

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1219

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4636, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x121C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1220

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1221

[Issue] Received Instruction(pc=4636, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1222

[Issue] Received Instruction(pc=4636, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1223

[Issue] Received Instruction(pc=4636, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4636
[Scheduler] Pushing inst to ahead latch

Cycle #1224

[Issue] Received Instruction(pc=4636, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4636, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1225

[Issue] Received Instruction(pc=4636, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode]: Received Raw Instruction Data: 400040a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4636}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1226

[Issue] Received Instruction(pc=4636, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 40 00 40  word(le)=0x400040a3  bits=01000000000000000100000010100011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4640, 'size': 4, 'uuid': 1160, 'pc': 4640, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4640, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1227

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1228

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080023
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4640, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1220
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1229

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1230

[Issue] Received Instruction(pc=4640, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1231

[Issue] Received Instruction(pc=4640, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1232

[Issue] Received Instruction(pc=4640, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4640
[Scheduler] Pushing inst to ahead latch

Cycle #1233

[Issue] Received Instruction(pc=4640, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4640, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1234

[Issue] Received Instruction(pc=4640, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode]: Received Raw Instruction Data: 42080023
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4640}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1235

[Issue] Received Instruction(pc=4640, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x23000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 23 00 08 42  word(le)=0x42080023  bits=01000010000010000000000000100011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4644, 'size': 4, 'uuid': 1161, 'pc': 4644, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4644, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1236

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1237

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffa3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4644, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1224
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1238

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1239

[Issue] Received Instruction(pc=4644, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1240

[Issue] Received Instruction(pc=4644, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1241

[Issue] Received Instruction(pc=4644, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4644
[Scheduler] Pushing inst to ahead latch

Cycle #1242

[Issue] Received Instruction(pc=4644, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4644, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1243

[Issue] Received Instruction(pc=4644, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode]: Received Raw Instruction Data: 1effffa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4644}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1244

[Issue] Received Instruction(pc=4644, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 ff ff 1e  word(le)=0x1effffa3  bits=00011110111111111111111110100011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4648, 'size': 4, 'uuid': 1162, 'pc': 4648, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4648, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1245

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1246

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0a3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4648, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1228
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1247

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1248

[Issue] Received Instruction(pc=4648, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1249

[Issue] Received Instruction(pc=4648, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1250

[Issue] Received Instruction(pc=4648, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4648
[Scheduler] Pushing inst to ahead latch

Cycle #1251

[Issue] Received Instruction(pc=4648, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4648, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1252

[Issue] Received Instruction(pc=4648, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode]: Received Raw Instruction Data: 3fffe0a3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4648}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1253

[Issue] Received Instruction(pc=4648, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa3e0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 e0 ff 3f  word(le)=0x3fffe0a3  bits=00111111111111111110000010100011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4652, 'size': 4, 'uuid': 1163, 'pc': 4652, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4652, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1254

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1255

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41003fa3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4652, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x122C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1256

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1257

[Issue] Received Instruction(pc=4652, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1258

[Issue] Received Instruction(pc=4652, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1259

[Issue] Received Instruction(pc=4652, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4652
[Scheduler] Pushing inst to ahead latch

Cycle #1260

[Issue] Received Instruction(pc=4652, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4652, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1261

[Issue] Received Instruction(pc=4652, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode]: Received Raw Instruction Data: 41003fa3
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4652}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1262

[Issue] Received Instruction(pc=4652, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=Bits('0b111111'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<I_Op.JALR: Bits('0b0100011')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa33f0041'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a3 3f 00 41  word(le)=0x41003fa3  bits=01000001000000000011111110100011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4656, 'size': 4, 'uuid': 1164, 'pc': 4656, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4656, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1263

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1264

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4656, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1230
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1265

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1266

[Issue] Received Instruction(pc=4656, warp_id=0, warp_group_id=0, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1267

[Issue] Received Instruction(pc=4656, warp_id=1, warp_group_id=0, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1268

[Issue] Received Instruction(pc=4656, warp_id=2, warp_group_id=1, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4656
[Scheduler] Pushing inst to ahead latch

Cycle #1269

[Issue] Received Instruction(pc=4656, warp_id=3, warp_group_id=1, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4656, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1270

[Issue] Received Instruction(pc=4656, warp_id=4, warp_group_id=2, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode]: Received Raw Instruction Data: 400040a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4656}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1271

[Issue] Received Instruction(pc=4656, warp_id=5, warp_group_id=2, intended_FU='SQRT', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 40 00 40  word(le)=0x400040a8  bits=01000000000000000100000010101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4660, 'size': 4, 'uuid': 1165, 'pc': 4660, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4660, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1272

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1273

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080028
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4660, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1234
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1274

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1275

[Issue] Received Instruction(pc=4660, warp_id=0, warp_group_id=0, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1276

[Issue] Received Instruction(pc=4660, warp_id=1, warp_group_id=0, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1277

[Issue] Received Instruction(pc=4660, warp_id=2, warp_group_id=1, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4660
[Scheduler] Pushing inst to ahead latch

Cycle #1278

[Issue] Received Instruction(pc=4660, warp_id=3, warp_group_id=1, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4660, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1279

[Issue] Received Instruction(pc=4660, warp_id=4, warp_group_id=2, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode]: Received Raw Instruction Data: 42080028
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4660}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1280

[Issue] Received Instruction(pc=4660, warp_id=5, warp_group_id=2, intended_FU='SQRT', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x28000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 28 00 08 42  word(le)=0x42080028  bits=01000010000010000000000000101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4664, 'size': 4, 'uuid': 1166, 'pc': 4664, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4664, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1281

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1282

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffa8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4664, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1238
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1283

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1284

[Issue] Received Instruction(pc=4664, warp_id=0, warp_group_id=0, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1285

[Issue] Received Instruction(pc=4664, warp_id=1, warp_group_id=0, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1286

[Issue] Received Instruction(pc=4664, warp_id=2, warp_group_id=1, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4664
[Scheduler] Pushing inst to ahead latch

Cycle #1287

[Issue] Received Instruction(pc=4664, warp_id=3, warp_group_id=1, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4664, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1288

[Issue] Received Instruction(pc=4664, warp_id=4, warp_group_id=2, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode]: Received Raw Instruction Data: 1fffffa8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4664}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1289

[Issue] Received Instruction(pc=4664, warp_id=5, warp_group_id=2, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 ff ff 1f  word(le)=0x1fffffa8  bits=00011111111111111111111110101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4668, 'size': 4, 'uuid': 1167, 'pc': 4668, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4668, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1290

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1291

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f07e0a8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4668, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x123C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1292

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1293

[Issue] Received Instruction(pc=4668, warp_id=0, warp_group_id=0, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1294

[Issue] Received Instruction(pc=4668, warp_id=1, warp_group_id=0, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1295

[Issue] Received Instruction(pc=4668, warp_id=2, warp_group_id=1, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4668
[Scheduler] Pushing inst to ahead latch

Cycle #1296

[Issue] Received Instruction(pc=4668, warp_id=3, warp_group_id=1, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4668, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1297

[Issue] Received Instruction(pc=4668, warp_id=4, warp_group_id=2, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode]: Received Raw Instruction Data: 3f07e0a8
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4668}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1298

[Issue] Received Instruction(pc=4668, warp_id=5, warp_group_id=2, intended_FU='SQRT', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ISQRT: Bits('0b0101000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa8e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a8 e0 07 3f  word(le)=0x3f07e0a8  bits=00111111000001111110000010101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4672, 'size': 4, 'uuid': 1168, 'pc': 4672, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4672, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1299

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1300

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040a9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4672, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1240
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1301

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1302

[Issue] Received Instruction(pc=4672, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1303

[Issue] Received Instruction(pc=4672, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1304

[Issue] Received Instruction(pc=4672, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4672
[Scheduler] Pushing inst to ahead latch

Cycle #1305

[Issue] Received Instruction(pc=4672, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4672, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1306

[Issue] Received Instruction(pc=4672, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode]: Received Raw Instruction Data: 400040a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4672}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1307

[Issue] Received Instruction(pc=4672, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 40 00 40  word(le)=0x400040a9  bits=01000000000000000100000010101001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4676, 'size': 4, 'uuid': 1169, 'pc': 4676, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4676, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1308

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1309

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42080029
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4676, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1244
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1310

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1311

[Issue] Received Instruction(pc=4676, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1312

[Issue] Received Instruction(pc=4676, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1313

[Issue] Received Instruction(pc=4676, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4676
[Scheduler] Pushing inst to ahead latch

Cycle #1314

[Issue] Received Instruction(pc=4676, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4676, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1315

[Issue] Received Instruction(pc=4676, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode]: Received Raw Instruction Data: 42080029
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4676}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1316

[Issue] Received Instruction(pc=4676, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x29000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 29 00 08 42  word(le)=0x42080029  bits=01000010000010000000000000101001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4680, 'size': 4, 'uuid': 1170, 'pc': 4680, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4680, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1317

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1318

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffa9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4680, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1248
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1319

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1320

[Issue] Received Instruction(pc=4680, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1321

[Issue] Received Instruction(pc=4680, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1322

[Issue] Received Instruction(pc=4680, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4680
[Scheduler] Pushing inst to ahead latch

Cycle #1323

[Issue] Received Instruction(pc=4680, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4680, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1324

[Issue] Received Instruction(pc=4680, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode]: Received Raw Instruction Data: 1fffffa9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4680}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1325

[Issue] Received Instruction(pc=4680, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 ff ff 1f  word(le)=0x1fffffa9  bits=00011111111111111111111110101001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4684, 'size': 4, 'uuid': 1171, 'pc': 4684, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4684, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1326

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1327

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f07e0a9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4684, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x124C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1328

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1329

[Issue] Received Instruction(pc=4684, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1330

[Issue] Received Instruction(pc=4684, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1331

[Issue] Received Instruction(pc=4684, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4684
[Scheduler] Pushing inst to ahead latch

Cycle #1332

[Issue] Received Instruction(pc=4684, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4684, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1333

[Issue] Received Instruction(pc=4684, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode]: Received Raw Instruction Data: 3f07e0a9
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4684}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1334

[Issue] Received Instruction(pc=4684, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.SIN: Bits('0b0101001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xa9e0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: a9 e0 07 3f  word(le)=0x3f07e0a9  bits=00111111000001111110000010101001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4688, 'size': 4, 'uuid': 1172, 'pc': 4688, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4688, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1335

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1336

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040aa
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4688, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1250
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1337

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1338

[Issue] Received Instruction(pc=4688, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1339

[Issue] Received Instruction(pc=4688, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1340

[Issue] Received Instruction(pc=4688, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4688
[Scheduler] Pushing inst to ahead latch

Cycle #1341

[Issue] Received Instruction(pc=4688, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4688, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1342

[Issue] Received Instruction(pc=4688, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode]: Received Raw Instruction Data: 400040aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4688}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1343

[Issue] Received Instruction(pc=4688, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaa400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa 40 00 40  word(le)=0x400040aa  bits=01000000000000000100000010101010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4692, 'size': 4, 'uuid': 1173, 'pc': 4692, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4692, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1344

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1345

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208002a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4692, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1254
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1346

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1347

[Issue] Received Instruction(pc=4692, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1348

[Issue] Received Instruction(pc=4692, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1349

[Issue] Received Instruction(pc=4692, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4692
[Scheduler] Pushing inst to ahead latch

Cycle #1350

[Issue] Received Instruction(pc=4692, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4692, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1351

[Issue] Received Instruction(pc=4692, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode]: Received Raw Instruction Data: 4208002a
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4692}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1352

[Issue] Received Instruction(pc=4692, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2a000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2a 00 08 42  word(le)=0x4208002a  bits=01000010000010000000000000101010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4696, 'size': 4, 'uuid': 1174, 'pc': 4696, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4696, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1353

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1354

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffaa
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4696, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1258
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1355

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1356

[Issue] Received Instruction(pc=4696, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1357

[Issue] Received Instruction(pc=4696, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1358

[Issue] Received Instruction(pc=4696, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4696
[Scheduler] Pushing inst to ahead latch

Cycle #1359

[Issue] Received Instruction(pc=4696, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4696, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1360

[Issue] Received Instruction(pc=4696, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode]: Received Raw Instruction Data: 1fffffaa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4696}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1361

[Issue] Received Instruction(pc=4696, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaaffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa ff ff 1f  word(le)=0x1fffffaa  bits=00011111111111111111111110101010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4700, 'size': 4, 'uuid': 1175, 'pc': 4700, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4700, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1362

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1363

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f07e0aa
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4700, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x125C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1364

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1365

[Issue] Received Instruction(pc=4700, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1366

[Issue] Received Instruction(pc=4700, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1367

[Issue] Received Instruction(pc=4700, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4700
[Scheduler] Pushing inst to ahead latch

Cycle #1368

[Issue] Received Instruction(pc=4700, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4700, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1369

[Issue] Received Instruction(pc=4700, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode]: Received Raw Instruction Data: 3f07e0aa
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4700}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1370

[Issue] Received Instruction(pc=4700, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.COS: Bits('0b0101010')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xaae0073f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: aa e0 07 3f  word(le)=0x3f07e0aa  bits=00111111000001111110000010101010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4704, 'size': 4, 'uuid': 1176, 'pc': 4704, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4704, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1371

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1372

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040ab
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4704, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1260
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1373

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1374

[Issue] Received Instruction(pc=4704, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1375

[Issue] Received Instruction(pc=4704, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1376

[Issue] Received Instruction(pc=4704, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4704
[Scheduler] Pushing inst to ahead latch

Cycle #1377

[Issue] Received Instruction(pc=4704, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4704, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1378

[Issue] Received Instruction(pc=4704, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode]: Received Raw Instruction Data: 400040ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4704}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1379

[Issue] Received Instruction(pc=4704, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xab400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab 40 00 40  word(le)=0x400040ab  bits=01000000000000000100000010101011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4708, 'size': 4, 'uuid': 1177, 'pc': 4708, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4708, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1380

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1381

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208002b
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4708, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1264
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1382

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1383

[Issue] Received Instruction(pc=4708, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1384

[Issue] Received Instruction(pc=4708, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1385

[Issue] Received Instruction(pc=4708, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4708
[Scheduler] Pushing inst to ahead latch

Cycle #1386

[Issue] Received Instruction(pc=4708, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4708, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1387

[Issue] Received Instruction(pc=4708, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode]: Received Raw Instruction Data: 4208002b
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4708}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1388

[Issue] Received Instruction(pc=4708, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2b000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2b 00 08 42  word(le)=0x4208002b  bits=01000010000010000000000000101011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4712, 'size': 4, 'uuid': 1178, 'pc': 4712, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4712, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1389

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1390

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffab
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4712, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1268
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1391

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1392

[Issue] Received Instruction(pc=4712, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1393

[Issue] Received Instruction(pc=4712, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1394

[Issue] Received Instruction(pc=4712, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4712
[Scheduler] Pushing inst to ahead latch

Cycle #1395

[Issue] Received Instruction(pc=4712, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4712, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1396

[Issue] Received Instruction(pc=4712, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode]: Received Raw Instruction Data: 1effffab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4712}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1397

[Issue] Received Instruction(pc=4712, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab ff ff 1e  word(le)=0x1effffab  bits=00011110111111111111111110101011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4716, 'size': 4, 'uuid': 1179, 'pc': 4716, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4716, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1398

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1399

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0ab
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4716, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x126C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1400

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1401

[Issue] Received Instruction(pc=4716, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1402

[Issue] Received Instruction(pc=4716, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1403

[Issue] Received Instruction(pc=4716, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4716
[Scheduler] Pushing inst to ahead latch

Cycle #1404

[Issue] Received Instruction(pc=4716, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4716, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1405

[Issue] Received Instruction(pc=4716, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode]: Received Raw Instruction Data: 3fffe0ab
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4716}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1406

[Issue] Received Instruction(pc=4716, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.ITOF: Bits('0b0101011')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xabe0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ab e0 ff 3f  word(le)=0x3fffe0ab  bits=00111111111111111110000010101011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4720, 'size': 4, 'uuid': 1180, 'pc': 4720, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4720, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1407

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1408

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400040ac
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4720, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1270
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1409

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1410

[Issue] Received Instruction(pc=4720, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1411

[Issue] Received Instruction(pc=4720, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1412

[Issue] Received Instruction(pc=4720, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4720
[Scheduler] Pushing inst to ahead latch

Cycle #1413

[Issue] Received Instruction(pc=4720, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4720, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1414

[Issue] Received Instruction(pc=4720, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode]: Received Raw Instruction Data: 400040ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4720}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1415

[Issue] Received Instruction(pc=4720, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=2, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xac400040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac 40 00 40  word(le)=0x400040ac  bits=01000000000000000100000010101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4724, 'size': 4, 'uuid': 1181, 'pc': 4724, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4724, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1416

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1417

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4208002c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4724, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1274
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1418

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1419

[Issue] Received Instruction(pc=4724, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1420

[Issue] Received Instruction(pc=4724, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1421

[Issue] Received Instruction(pc=4724, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4724
[Scheduler] Pushing inst to ahead latch

Cycle #1422

[Issue] Received Instruction(pc=4724, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4724, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1423

[Issue] Received Instruction(pc=4724, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode]: Received Raw Instruction Data: 4208002c
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4724}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1424

[Issue] Received Instruction(pc=4724, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x2c000842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 2c 00 08 42  word(le)=0x4208002c  bits=01000010000010000000000000101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4728, 'size': 4, 'uuid': 1182, 'pc': 4728, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4728, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1425

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1426

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffac
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4728, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1278
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1427

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1428

[Issue] Received Instruction(pc=4728, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1429

[Issue] Received Instruction(pc=4728, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1430

[Issue] Received Instruction(pc=4728, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4728
[Scheduler] Pushing inst to ahead latch

Cycle #1431

[Issue] Received Instruction(pc=4728, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4728, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1432

[Issue] Received Instruction(pc=4728, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode]: Received Raw Instruction Data: 1effffac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4728}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1433

[Issue] Received Instruction(pc=4728, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xacffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac ff ff 1e  word(le)=0x1effffac  bits=00011110111111111111111110101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4732, 'size': 4, 'uuid': 1183, 'pc': 4732, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4732, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1434

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1435

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe0ac
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4732, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x127C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1436

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1437

[Issue] Received Instruction(pc=4732, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1438

[Issue] Received Instruction(pc=4732, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1439

[Issue] Received Instruction(pc=4732, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4732
[Scheduler] Pushing inst to ahead latch

Cycle #1440

[Issue] Received Instruction(pc=4732, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4732, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1441

[Issue] Received Instruction(pc=4732, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode]: Received Raw Instruction Data: 3fffe0ac
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4732}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1442

[Issue] Received Instruction(pc=4732, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=Bits('0b000001'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<F_Op.FTOI: Bits('0b0101100')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xace0ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ac e0 ff 3f  word(le)=0x3fffe0ac  bits=00111111111111111110000010101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4736, 'size': 4, 'uuid': 1184, 'pc': 4736, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4736, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1443

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1444

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184030
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4736, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1280
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1445

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1446

[Issue] Received Instruction(pc=4736, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1447

[Issue] Received Instruction(pc=4736, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1448

[Issue] Received Instruction(pc=4736, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4736
[Scheduler] Pushing inst to ahead latch

Cycle #1449

[Issue] Received Instruction(pc=4736, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4736, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1450

[Issue] Received Instruction(pc=4736, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode]: Received Raw Instruction Data: 40184030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4736}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1451

[Issue] Received Instruction(pc=4736, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x30401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 40 18 40  word(le)=0x40184030  bits=01000000000110000100000000110000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4740, 'size': 4, 'uuid': 1185, 'pc': 4740, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4740, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1452

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1453

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000b0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4740, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1284
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1454

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1455

[Issue] Received Instruction(pc=4740, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1456

[Issue] Received Instruction(pc=4740, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1457

[Issue] Received Instruction(pc=4740, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4740
[Scheduler] Pushing inst to ahead latch

Cycle #1458

[Issue] Received Instruction(pc=4740, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4740, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1459

[Issue] Received Instruction(pc=4740, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode]: Received Raw Instruction Data: 420000b0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4740}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1460

[Issue] Received Instruction(pc=4740, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 00 00 42  word(le)=0x420000b0  bits=01000010000000000000000010110000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4744, 'size': 4, 'uuid': 1186, 'pc': 4744, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4744, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1461

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1462

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefb0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4744, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1288
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1463

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1464

[Issue] Received Instruction(pc=4744, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1465

[Issue] Received Instruction(pc=4744, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1466

[Issue] Received Instruction(pc=4744, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4744
[Scheduler] Pushing inst to ahead latch

Cycle #1467

[Issue] Received Instruction(pc=4744, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4744, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1468

[Issue] Received Instruction(pc=4744, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode]: Received Raw Instruction Data: 1fffefb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4744}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1469

[Issue] Received Instruction(pc=4744, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ef ff 1f  word(le)=0x1fffefb0  bits=00011111111111111110111110110000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4748, 'size': 4, 'uuid': 1187, 'pc': 4748, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4748, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1470

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1471

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffb0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4748, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x128C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1472

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1473

[Issue] Received Instruction(pc=4748, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1474

[Issue] Received Instruction(pc=4748, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1475

[Issue] Received Instruction(pc=4748, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4748
[Scheduler] Pushing inst to ahead latch

Cycle #1476

[Issue] Received Instruction(pc=4748, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4748, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1477

[Issue] Received Instruction(pc=4748, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode]: Received Raw Instruction Data: 3e07ffb0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4748}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1478

[Issue] Received Instruction(pc=4748, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b0 ff 07 3e  word(le)=0x3e07ffb0  bits=00111110000001111111111110110000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4752, 'size': 4, 'uuid': 1188, 'pc': 4752, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4752, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1479

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1480

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41f81030
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4752, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1290
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1481

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1482

[Issue] Received Instruction(pc=4752, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1483

[Issue] Received Instruction(pc=4752, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1484

[Issue] Received Instruction(pc=4752, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4752
[Scheduler] Pushing inst to ahead latch

Cycle #1485

[Issue] Received Instruction(pc=4752, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4752, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1486

[Issue] Received Instruction(pc=4752, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode]: Received Raw Instruction Data: 41f81030
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4752}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1487

[Issue] Received Instruction(pc=4752, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SW: Bits('0b0110000')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3010f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 30 10 f8 41  word(le)=0x41f81030  bits=01000001111110000001000000110000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4756, 'size': 4, 'uuid': 1189, 'pc': 4756, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4756, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1488

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1489

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184031
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4756, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1294
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1490

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1491

[Issue] Received Instruction(pc=4756, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1492

[Issue] Received Instruction(pc=4756, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1493

[Issue] Received Instruction(pc=4756, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4756
[Scheduler] Pushing inst to ahead latch

Cycle #1494

[Issue] Received Instruction(pc=4756, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4756, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1495

[Issue] Received Instruction(pc=4756, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode]: Received Raw Instruction Data: 40184031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4756}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1496

[Issue] Received Instruction(pc=4756, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x31401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 40 18 40  word(le)=0x40184031  bits=01000000000110000100000000110001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4760, 'size': 4, 'uuid': 1190, 'pc': 4760, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4760, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1497

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1498

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000b1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4760, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1298
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1499

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1500

[Issue] Received Instruction(pc=4760, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1501

[Issue] Received Instruction(pc=4760, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1502

[Issue] Received Instruction(pc=4760, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4760
[Scheduler] Pushing inst to ahead latch

Cycle #1503

[Issue] Received Instruction(pc=4760, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4760, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1504

[Issue] Received Instruction(pc=4760, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode]: Received Raw Instruction Data: 420000b1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4760}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1505

[Issue] Received Instruction(pc=4760, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 00 00 42  word(le)=0x420000b1  bits=01000010000000000000000010110001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4764, 'size': 4, 'uuid': 1191, 'pc': 4764, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4764, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1506

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1507

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefb1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4764, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x129C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1508

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1509

[Issue] Received Instruction(pc=4764, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1510

[Issue] Received Instruction(pc=4764, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1511

[Issue] Received Instruction(pc=4764, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4764
[Scheduler] Pushing inst to ahead latch

Cycle #1512

[Issue] Received Instruction(pc=4764, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4764, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1513

[Issue] Received Instruction(pc=4764, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode]: Received Raw Instruction Data: 1fffefb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4764}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1514

[Issue] Received Instruction(pc=4764, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ef ff 1f  word(le)=0x1fffefb1  bits=00011111111111111110111110110001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4768, 'size': 4, 'uuid': 1192, 'pc': 4768, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4768, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1515

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1516

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffb1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4768, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12A0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1517

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1518

[Issue] Received Instruction(pc=4768, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1519

[Issue] Received Instruction(pc=4768, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1520

[Issue] Received Instruction(pc=4768, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4768
[Scheduler] Pushing inst to ahead latch

Cycle #1521

[Issue] Received Instruction(pc=4768, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4768, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1522

[Issue] Received Instruction(pc=4768, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode]: Received Raw Instruction Data: 3e07ffb1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4768}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1523

[Issue] Received Instruction(pc=4768, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b1 ff 07 3e  word(le)=0x3e07ffb1  bits=00111110000001111111111110110001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4772, 'size': 4, 'uuid': 1193, 'pc': 4772, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4772, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1524

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1525

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41f81031
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4772, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12A4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1526

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1527

[Issue] Received Instruction(pc=4772, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1528

[Issue] Received Instruction(pc=4772, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1529

[Issue] Received Instruction(pc=4772, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4772
[Scheduler] Pushing inst to ahead latch

Cycle #1530

[Issue] Received Instruction(pc=4772, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4772, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1531

[Issue] Received Instruction(pc=4772, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode]: Received Raw Instruction Data: 41f81031
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4772}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1532

[Issue] Received Instruction(pc=4772, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SH: Bits('0b0110001')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3110f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 31 10 f8 41  word(le)=0x41f81031  bits=01000001111110000001000000110001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4776, 'size': 4, 'uuid': 1194, 'pc': 4776, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4776, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1533

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1534

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40184032
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4776, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12A8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1535

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1536

[Issue] Received Instruction(pc=4776, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1537

[Issue] Received Instruction(pc=4776, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1538

[Issue] Received Instruction(pc=4776, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4776
[Scheduler] Pushing inst to ahead latch

Cycle #1539

[Issue] Received Instruction(pc=4776, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4776, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1540

[Issue] Received Instruction(pc=4776, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode]: Received Raw Instruction Data: 40184032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4776}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1541

[Issue] Received Instruction(pc=4776, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=2, rs2=3, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x32401840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 40 18 40  word(le)=0x40184032  bits=01000000000110000100000000110010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4780, 'size': 4, 'uuid': 1195, 'pc': 4780, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4780, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1542

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1543

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000b2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4780, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12AC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1544

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1545

[Issue] Received Instruction(pc=4780, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1546

[Issue] Received Instruction(pc=4780, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1547

[Issue] Received Instruction(pc=4780, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4780
[Scheduler] Pushing inst to ahead latch

Cycle #1548

[Issue] Received Instruction(pc=4780, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4780, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1549

[Issue] Received Instruction(pc=4780, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode]: Received Raw Instruction Data: 420000b2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4780}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1550

[Issue] Received Instruction(pc=4780, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 00 00 42  word(le)=0x420000b2  bits=01000010000000000000000010110010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4784, 'size': 4, 'uuid': 1196, 'pc': 4784, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4784, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1551

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1552

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefb2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4784, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12B0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1553

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1554

[Issue] Received Instruction(pc=4784, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1555

[Issue] Received Instruction(pc=4784, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1556

[Issue] Received Instruction(pc=4784, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4784
[Scheduler] Pushing inst to ahead latch

Cycle #1557

[Issue] Received Instruction(pc=4784, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4784, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1558

[Issue] Received Instruction(pc=4784, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode]: Received Raw Instruction Data: 1fffefb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4784}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1559

[Issue] Received Instruction(pc=4784, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=31, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ef ff 1f  word(le)=0x1fffefb2  bits=00011111111111111110111110110010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4788, 'size': 4, 'uuid': 1197, 'pc': 4788, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4788, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1560

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1561

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffb2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4788, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12B4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1562

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1563

[Issue] Received Instruction(pc=4788, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1564

[Issue] Received Instruction(pc=4788, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1565

[Issue] Received Instruction(pc=4788, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4788
[Scheduler] Pushing inst to ahead latch

Cycle #1566

[Issue] Received Instruction(pc=4788, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4788, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1567

[Issue] Received Instruction(pc=4788, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode]: Received Raw Instruction Data: 3e07ffb2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4788}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1568

[Issue] Received Instruction(pc=4788, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xb2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: b2 ff 07 3e  word(le)=0x3e07ffb2  bits=00111110000001111111111110110010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4792, 'size': 4, 'uuid': 1198, 'pc': 4792, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4792, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1569

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1570

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41f81032
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4792, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12B8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1571

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1572

[Issue] Received Instruction(pc=4792, warp_id=0, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1573

[Issue] Received Instruction(pc=4792, warp_id=1, warp_group_id=0, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1574

[Issue] Received Instruction(pc=4792, warp_id=2, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4792
[Scheduler] Pushing inst to ahead latch

Cycle #1575

[Issue] Received Instruction(pc=4792, warp_id=3, warp_group_id=1, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4792, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1576

[Issue] Received Instruction(pc=4792, warp_id=4, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode]: Received Raw Instruction Data: 41f81032
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4792}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1577

[Issue] Received Instruction(pc=4792, warp_id=5, warp_group_id=2, intended_FU='LDST', rs1=0, rs2=63, rd=None, src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<S_Op.SB: Bits('0b0110010')>, imm=-32, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x3210f841'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 32 10 f8 41  word(le)=0x41f81032  bits=01000001111110000001000000110010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4796, 'size': 4, 'uuid': 1199, 'pc': 4796, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4796, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1578

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1579

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102040
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4796, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12BC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1580

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1581

[Issue] Received Instruction(pc=4796, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1582

[Issue] Received Instruction(pc=4796, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1583

[Issue] Received Instruction(pc=4796, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4796
[Scheduler] Pushing inst to ahead latch

Cycle #1584

[Issue] Received Instruction(pc=4796, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4796, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1585

[Issue] Received Instruction(pc=4796, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode]: Received Raw Instruction Data: 40102040
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4796}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1586

[Issue] Received Instruction(pc=4796, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x40201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 40 20 10 40  word(le)=0x40102040  bits=01000000000100000010000001000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4800, 'size': 4, 'uuid': 1200, 'pc': 4800, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4800, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1587

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1588

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4800, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12C0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1589

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1590

[Issue] Received Instruction(pc=4800, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1591

[Issue] Received Instruction(pc=4800, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1592

[Issue] Received Instruction(pc=4800, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4800
[Scheduler] Pushing inst to ahead latch

Cycle #1593

[Issue] Received Instruction(pc=4800, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4800, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1594

[Issue] Received Instruction(pc=4800, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode]: Received Raw Instruction Data: 420000c0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4800}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1595

[Issue] Received Instruction(pc=4800, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 00 00 42  word(le)=0x420000c0  bits=01000010000000000000000011000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4804, 'size': 4, 'uuid': 1201, 'pc': 4804, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4804, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1596

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1597

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4804, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12C4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1598

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1599

[Issue] Received Instruction(pc=4804, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1600

[Issue] Received Instruction(pc=4804, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1601

[Issue] Received Instruction(pc=4804, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4804
[Scheduler] Pushing inst to ahead latch

Cycle #1602

[Issue] Received Instruction(pc=4804, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4804, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1603

[Issue] Received Instruction(pc=4804, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode]: Received Raw Instruction Data: 1fffefc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4804}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1604

[Issue] Received Instruction(pc=4804, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ef ff 1f  word(le)=0x1fffefc0  bits=00011111111111111110111111000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4808, 'size': 4, 'uuid': 1202, 'pc': 4808, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4808, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1605

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1606

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4808, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12C8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1607

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1608

[Issue] Received Instruction(pc=4808, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1609

[Issue] Received Instruction(pc=4808, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1610

[Issue] Received Instruction(pc=4808, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4808
[Scheduler] Pushing inst to ahead latch

Cycle #1611

[Issue] Received Instruction(pc=4808, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4808, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1612

[Issue] Received Instruction(pc=4808, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode]: Received Raw Instruction Data: 3e07ffc0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4808}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1613

[Issue] Received Instruction(pc=4808, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BEQ: Bits('0b1000000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc0ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c0 ff 07 3e  word(le)=0x3e07ffc0  bits=00111110000001111111111111000000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4812, 'size': 4, 'uuid': 1203, 'pc': 4812, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4812, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1614

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1615

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102041
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4812, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12CC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1616

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1617

[Issue] Received Instruction(pc=4812, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1618

[Issue] Received Instruction(pc=4812, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1619

[Issue] Received Instruction(pc=4812, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4812
[Scheduler] Pushing inst to ahead latch

Cycle #1620

[Issue] Received Instruction(pc=4812, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4812, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1621

[Issue] Received Instruction(pc=4812, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode]: Received Raw Instruction Data: 40102041
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4812}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1622

[Issue] Received Instruction(pc=4812, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=1, rs2=2, rd=None, src_pred=0, dest_pred=0, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x41201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 41 20 10 40  word(le)=0x40102041  bits=01000000000100000010000001000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4816, 'size': 4, 'uuid': 1204, 'pc': 4816, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4816, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1623

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1624

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4816, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12D0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1625

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1626

[Issue] Received Instruction(pc=4816, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1627

[Issue] Received Instruction(pc=4816, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1628

[Issue] Received Instruction(pc=4816, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4816
[Scheduler] Pushing inst to ahead latch

Cycle #1629

[Issue] Received Instruction(pc=4816, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4816, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1630

[Issue] Received Instruction(pc=4816, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode]: Received Raw Instruction Data: 420000c1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4816}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1631

[Issue] Received Instruction(pc=4816, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=0, rs2=0, rd=None, src_pred=1, dest_pred=1, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 00 00 42  word(le)=0x420000c1  bits=01000010000000000000000011000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4820, 'size': 4, 'uuid': 1205, 'pc': 4820, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4820, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1632

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1633

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4820, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12D4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1634

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1635

[Issue] Received Instruction(pc=4820, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1636

[Issue] Received Instruction(pc=4820, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1637

[Issue] Received Instruction(pc=4820, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4820
[Scheduler] Pushing inst to ahead latch

Cycle #1638

[Issue] Received Instruction(pc=4820, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4820, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1639

[Issue] Received Instruction(pc=4820, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode]: Received Raw Instruction Data: 1fffefc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4820}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1640

[Issue] Received Instruction(pc=4820, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=63, rd=None, src_pred=15, dest_pred=31, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ef ff 1f  word(le)=0x1fffefc1  bits=00011111111111111110111111000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4824, 'size': 4, 'uuid': 1206, 'pc': 4824, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4824, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1641

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1642

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4824, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12D8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1643

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1644

[Issue] Received Instruction(pc=4824, warp_id=0, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1645

[Issue] Received Instruction(pc=4824, warp_id=1, warp_group_id=0, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1646

[Issue] Received Instruction(pc=4824, warp_id=2, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4824
[Scheduler] Pushing inst to ahead latch

Cycle #1647

[Issue] Received Instruction(pc=4824, warp_id=3, warp_group_id=1, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4824, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1648

[Issue] Received Instruction(pc=4824, warp_id=4, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode]: Received Raw Instruction Data: 3e07ffc1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4824}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1649

[Issue] Received Instruction(pc=4824, warp_id=5, warp_group_id=2, intended_FU='BRANCH', rs1=63, rs2=0, rd=None, src_pred=31, dest_pred=63, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<B_Op.BNE: Bits('0b1000001')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc1ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c1 ff 07 3e  word(le)=0x3e07ffc1  bits=00111110000001111111111111000001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4828, 'size': 4, 'uuid': 1207, 'pc': 4828, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4828, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1650

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1651

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102042
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4828, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12DC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1652

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1653

[Issue] Received Instruction(pc=4828, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1654

[Issue] Received Instruction(pc=4828, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1655

[Issue] Received Instruction(pc=4828, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4828
[Scheduler] Pushing inst to ahead latch

Cycle #1656

[Issue] Received Instruction(pc=4828, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4828, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1657

[Issue] Received Instruction(pc=4828, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode]: Received Raw Instruction Data: 40102042
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4828}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1658

[Issue] Received Instruction(pc=4828, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x42201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 42 20 10 40  word(le)=0x40102042  bits=01000000000100000010000001000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4832, 'size': 4, 'uuid': 1208, 'pc': 4832, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4832, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1659

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1660

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4832, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12E0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1661

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1662

[Issue] Received Instruction(pc=4832, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1663

[Issue] Received Instruction(pc=4832, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1664

[Issue] Received Instruction(pc=4832, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4832
[Scheduler] Pushing inst to ahead latch

Cycle #1665

[Issue] Received Instruction(pc=4832, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4832, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1666

[Issue] Received Instruction(pc=4832, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode]: Received Raw Instruction Data: 420000c2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4832}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1667

[Issue] Received Instruction(pc=4832, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 00 00 42  word(le)=0x420000c2  bits=01000010000000000000000011000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4836, 'size': 4, 'uuid': 1209, 'pc': 4836, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4836, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1668

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1669

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4836, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12E4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1670

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1671

[Issue] Received Instruction(pc=4836, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1672

[Issue] Received Instruction(pc=4836, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1673

[Issue] Received Instruction(pc=4836, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4836
[Scheduler] Pushing inst to ahead latch

Cycle #1674

[Issue] Received Instruction(pc=4836, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4836, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1675

[Issue] Received Instruction(pc=4836, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode]: Received Raw Instruction Data: 1fffefc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4836}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1676

[Issue] Received Instruction(pc=4836, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ef ff 1f  word(le)=0x1fffefc2  bits=00011111111111111110111111000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4840, 'size': 4, 'uuid': 1210, 'pc': 4840, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4840, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1677

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1678

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4840, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12E8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1679

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1680

[Issue] Received Instruction(pc=4840, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1681

[Issue] Received Instruction(pc=4840, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1682

[Issue] Received Instruction(pc=4840, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4840
[Scheduler] Pushing inst to ahead latch

Cycle #1683

[Issue] Received Instruction(pc=4840, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4840, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1684

[Issue] Received Instruction(pc=4840, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode]: Received Raw Instruction Data: 3e07ffc2
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4840}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1685

[Issue] Received Instruction(pc=4840, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc2ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c2 ff 07 3e  word(le)=0x3e07ffc2  bits=00111110000001111111111111000010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4844, 'size': 4, 'uuid': 1211, 'pc': 4844, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4844, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1686

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1687

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102043
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4844, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12EC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1688

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1689

[Issue] Received Instruction(pc=4844, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1690

[Issue] Received Instruction(pc=4844, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1691

[Issue] Received Instruction(pc=4844, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4844
[Scheduler] Pushing inst to ahead latch

Cycle #1692

[Issue] Received Instruction(pc=4844, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4844, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1693

[Issue] Received Instruction(pc=4844, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode]: Received Raw Instruction Data: 40102043
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4844}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1694

[Issue] Received Instruction(pc=4844, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x43201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 43 20 10 40  word(le)=0x40102043  bits=01000000000100000010000001000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4848, 'size': 4, 'uuid': 1212, 'pc': 4848, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4848, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1695

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1696

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4848, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12F0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1697

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1698

[Issue] Received Instruction(pc=4848, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1699

[Issue] Received Instruction(pc=4848, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1700

[Issue] Received Instruction(pc=4848, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4848
[Scheduler] Pushing inst to ahead latch

Cycle #1701

[Issue] Received Instruction(pc=4848, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4848, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1702

[Issue] Received Instruction(pc=4848, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode]: Received Raw Instruction Data: 420000c3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4848}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1703

[Issue] Received Instruction(pc=4848, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 00 00 42  word(le)=0x420000c3  bits=01000010000000000000000011000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4852, 'size': 4, 'uuid': 1213, 'pc': 4852, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4852, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1704

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1705

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4852, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12F4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1706

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1707

[Issue] Received Instruction(pc=4852, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1708

[Issue] Received Instruction(pc=4852, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1709

[Issue] Received Instruction(pc=4852, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4852
[Scheduler] Pushing inst to ahead latch

Cycle #1710

[Issue] Received Instruction(pc=4852, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4852, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1711

[Issue] Received Instruction(pc=4852, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode]: Received Raw Instruction Data: 1fffefc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4852}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1712

[Issue] Received Instruction(pc=4852, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ef ff 1f  word(le)=0x1fffefc3  bits=00011111111111111110111111000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4856, 'size': 4, 'uuid': 1214, 'pc': 4856, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4856, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1713

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1714

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc3
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4856, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12F8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1715

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1716

[Issue] Received Instruction(pc=4856, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1717

[Issue] Received Instruction(pc=4856, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1718

[Issue] Received Instruction(pc=4856, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4856
[Scheduler] Pushing inst to ahead latch

Cycle #1719

[Issue] Received Instruction(pc=4856, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4856, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1720

[Issue] Received Instruction(pc=4856, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode]: Received Raw Instruction Data: 3e07ffc3
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4856}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1721

[Issue] Received Instruction(pc=4856, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc3ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c3 ff 07 3e  word(le)=0x3e07ffc3  bits=00111110000001111111111111000011
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4860, 'size': 4, 'uuid': 1215, 'pc': 4860, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4860, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1722

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1723

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102044
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4860, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x12FC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1724

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1725

[Issue] Received Instruction(pc=4860, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1726

[Issue] Received Instruction(pc=4860, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1727

[Issue] Received Instruction(pc=4860, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4860
[Scheduler] Pushing inst to ahead latch

Cycle #1728

[Issue] Received Instruction(pc=4860, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4860, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1729

[Issue] Received Instruction(pc=4860, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode]: Received Raw Instruction Data: 40102044
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4860}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1730

[Issue] Received Instruction(pc=4860, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x44201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 44 20 10 40  word(le)=0x40102044  bits=01000000000100000010000001000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4864, 'size': 4, 'uuid': 1216, 'pc': 4864, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4864, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1731

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1732

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c4
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4864, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1300
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1733

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1734

[Issue] Received Instruction(pc=4864, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1735

[Issue] Received Instruction(pc=4864, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1736

[Issue] Received Instruction(pc=4864, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4864
[Scheduler] Pushing inst to ahead latch

Cycle #1737

[Issue] Received Instruction(pc=4864, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4864, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1738

[Issue] Received Instruction(pc=4864, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode]: Received Raw Instruction Data: 420000c4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4864}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1739

[Issue] Received Instruction(pc=4864, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 00 00 42  word(le)=0x420000c4  bits=01000010000000000000000011000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4868, 'size': 4, 'uuid': 1217, 'pc': 4868, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4868, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1740

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1741

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc4
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4868, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1304
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1742

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1743

[Issue] Received Instruction(pc=4868, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1744

[Issue] Received Instruction(pc=4868, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1745

[Issue] Received Instruction(pc=4868, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4868
[Scheduler] Pushing inst to ahead latch

Cycle #1746

[Issue] Received Instruction(pc=4868, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4868, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1747

[Issue] Received Instruction(pc=4868, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode]: Received Raw Instruction Data: 1fffefc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4868}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1748

[Issue] Received Instruction(pc=4868, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ef ff 1f  word(le)=0x1fffefc4  bits=00011111111111111110111111000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4872, 'size': 4, 'uuid': 1218, 'pc': 4872, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4872, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1749

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1750

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc4
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4872, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1308
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1751

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1752

[Issue] Received Instruction(pc=4872, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1753

[Issue] Received Instruction(pc=4872, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1754

[Issue] Received Instruction(pc=4872, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4872
[Scheduler] Pushing inst to ahead latch

Cycle #1755

[Issue] Received Instruction(pc=4872, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4872, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1756

[Issue] Received Instruction(pc=4872, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode]: Received Raw Instruction Data: 3e07ffc4
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4872}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1757

[Issue] Received Instruction(pc=4872, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc4ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c4 ff 07 3e  word(le)=0x3e07ffc4  bits=00111110000001111111111111000100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4876, 'size': 4, 'uuid': 1219, 'pc': 4876, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4876, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1758

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1759

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102045
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4876, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x130C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1760

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1761

[Issue] Received Instruction(pc=4876, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1762

[Issue] Received Instruction(pc=4876, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1763

[Issue] Received Instruction(pc=4876, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4876
[Scheduler] Pushing inst to ahead latch

Cycle #1764

[Issue] Received Instruction(pc=4876, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4876, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1765

[Issue] Received Instruction(pc=4876, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode]: Received Raw Instruction Data: 40102045
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4876}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1766

[Issue] Received Instruction(pc=4876, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x45201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 45 20 10 40  word(le)=0x40102045  bits=01000000000100000010000001000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4880, 'size': 4, 'uuid': 1220, 'pc': 4880, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4880, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1767

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1768

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c5
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4880, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1310
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1769

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1770

[Issue] Received Instruction(pc=4880, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1771

[Issue] Received Instruction(pc=4880, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1772

[Issue] Received Instruction(pc=4880, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4880
[Scheduler] Pushing inst to ahead latch

Cycle #1773

[Issue] Received Instruction(pc=4880, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4880, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1774

[Issue] Received Instruction(pc=4880, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode]: Received Raw Instruction Data: 420000c5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4880}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1775

[Issue] Received Instruction(pc=4880, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 00 00 42  word(le)=0x420000c5  bits=01000010000000000000000011000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4884, 'size': 4, 'uuid': 1221, 'pc': 4884, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4884, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1776

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1777

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc5
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4884, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1314
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1778

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1779

[Issue] Received Instruction(pc=4884, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1780

[Issue] Received Instruction(pc=4884, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1781

[Issue] Received Instruction(pc=4884, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4884
[Scheduler] Pushing inst to ahead latch

Cycle #1782

[Issue] Received Instruction(pc=4884, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4884, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1783

[Issue] Received Instruction(pc=4884, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode]: Received Raw Instruction Data: 1fffefc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4884}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1784

[Issue] Received Instruction(pc=4884, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ef ff 1f  word(le)=0x1fffefc5  bits=00011111111111111110111111000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4888, 'size': 4, 'uuid': 1222, 'pc': 4888, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4888, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1785

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1786

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc5
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4888, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1318
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1787

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1788

[Issue] Received Instruction(pc=4888, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1789

[Issue] Received Instruction(pc=4888, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1790

[Issue] Received Instruction(pc=4888, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4888
[Scheduler] Pushing inst to ahead latch

Cycle #1791

[Issue] Received Instruction(pc=4888, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4888, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1792

[Issue] Received Instruction(pc=4888, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode]: Received Raw Instruction Data: 3e07ffc5
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4888}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1793

[Issue] Received Instruction(pc=4888, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc5ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c5 ff 07 3e  word(le)=0x3e07ffc5  bits=00111110000001111111111111000101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4892, 'size': 4, 'uuid': 1223, 'pc': 4892, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4892, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1794

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1795

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102048
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4892, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x131C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1796

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1797

[Issue] Received Instruction(pc=4892, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1798

[Issue] Received Instruction(pc=4892, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1799

[Issue] Received Instruction(pc=4892, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4892
[Scheduler] Pushing inst to ahead latch

Cycle #1800

[Issue] Received Instruction(pc=4892, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4892, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1801

[Issue] Received Instruction(pc=4892, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode]: Received Raw Instruction Data: 40102048
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4892}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1802

[Issue] Received Instruction(pc=4892, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x48201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 48 20 10 40  word(le)=0x40102048  bits=01000000000100000010000001001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4896, 'size': 4, 'uuid': 1224, 'pc': 4896, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4896, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1803

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1804

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4896, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1320
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1805

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1806

[Issue] Received Instruction(pc=4896, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1807

[Issue] Received Instruction(pc=4896, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1808

[Issue] Received Instruction(pc=4896, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4896
[Scheduler] Pushing inst to ahead latch

Cycle #1809

[Issue] Received Instruction(pc=4896, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4896, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1810

[Issue] Received Instruction(pc=4896, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode]: Received Raw Instruction Data: 420000c8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4896}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1811

[Issue] Received Instruction(pc=4896, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 00 00 42  word(le)=0x420000c8  bits=01000010000000000000000011001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4900, 'size': 4, 'uuid': 1225, 'pc': 4900, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4900, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1812

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1813

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4900, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1324
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1814

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1815

[Issue] Received Instruction(pc=4900, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1816

[Issue] Received Instruction(pc=4900, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1817

[Issue] Received Instruction(pc=4900, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4900
[Scheduler] Pushing inst to ahead latch

Cycle #1818

[Issue] Received Instruction(pc=4900, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4900, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1819

[Issue] Received Instruction(pc=4900, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode]: Received Raw Instruction Data: 1fffefc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4900}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1820

[Issue] Received Instruction(pc=4900, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ef ff 1f  word(le)=0x1fffefc8  bits=00011111111111111110111111001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4904, 'size': 4, 'uuid': 1226, 'pc': 4904, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4904, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1821

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1822

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4904, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1328
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1823

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1824

[Issue] Received Instruction(pc=4904, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1825

[Issue] Received Instruction(pc=4904, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1826

[Issue] Received Instruction(pc=4904, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4904
[Scheduler] Pushing inst to ahead latch

Cycle #1827

[Issue] Received Instruction(pc=4904, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4904, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1828

[Issue] Received Instruction(pc=4904, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode]: Received Raw Instruction Data: 3e07ffc8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4904}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1829

[Issue] Received Instruction(pc=4904, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc8ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c8 ff 07 3e  word(le)=0x3e07ffc8  bits=00111110000001111111111111001000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4908, 'size': 4, 'uuid': 1227, 'pc': 4908, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4908, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1830

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1831

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40102049
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4908, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x132C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1832

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1833

[Issue] Received Instruction(pc=4908, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1834

[Issue] Received Instruction(pc=4908, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1835

[Issue] Received Instruction(pc=4908, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4908
[Scheduler] Pushing inst to ahead latch

Cycle #1836

[Issue] Received Instruction(pc=4908, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4908, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1837

[Issue] Received Instruction(pc=4908, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode]: Received Raw Instruction Data: 40102049
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4908}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1838

[Issue] Received Instruction(pc=4908, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x49201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 49 20 10 40  word(le)=0x40102049  bits=01000000000100000010000001001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4912, 'size': 4, 'uuid': 1228, 'pc': 4912, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4912, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1839

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1840

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000c9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4912, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1330
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1841

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1842

[Issue] Received Instruction(pc=4912, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1843

[Issue] Received Instruction(pc=4912, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1844

[Issue] Received Instruction(pc=4912, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4912
[Scheduler] Pushing inst to ahead latch

Cycle #1845

[Issue] Received Instruction(pc=4912, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4912, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1846

[Issue] Received Instruction(pc=4912, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode]: Received Raw Instruction Data: 420000c9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4912}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1847

[Issue] Received Instruction(pc=4912, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 00 00 42  word(le)=0x420000c9  bits=01000010000000000000000011001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4916, 'size': 4, 'uuid': 1229, 'pc': 4916, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4916, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1848

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1849

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefc9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4916, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1334
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1850

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1851

[Issue] Received Instruction(pc=4916, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1852

[Issue] Received Instruction(pc=4916, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1853

[Issue] Received Instruction(pc=4916, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4916
[Scheduler] Pushing inst to ahead latch

Cycle #1854

[Issue] Received Instruction(pc=4916, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4916, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1855

[Issue] Received Instruction(pc=4916, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode]: Received Raw Instruction Data: 1fffefc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4916}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1856

[Issue] Received Instruction(pc=4916, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9efff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ef ff 1f  word(le)=0x1fffefc9  bits=00011111111111111110111111001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4920, 'size': 4, 'uuid': 1230, 'pc': 4920, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4920, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1857

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1858

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffc9
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4920, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1338
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1859

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1860

[Issue] Received Instruction(pc=4920, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1861

[Issue] Received Instruction(pc=4920, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1862

[Issue] Received Instruction(pc=4920, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4920
[Scheduler] Pushing inst to ahead latch

Cycle #1863

[Issue] Received Instruction(pc=4920, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4920, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1864

[Issue] Received Instruction(pc=4920, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode]: Received Raw Instruction Data: 3e07ffc9
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4920}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1865

[Issue] Received Instruction(pc=4920, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xc9ff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: c9 ff 07 3e  word(le)=0x3e07ffc9  bits=00111110000001111111111111001001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4924, 'size': 4, 'uuid': 1231, 'pc': 4924, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4924, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1866

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1867

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4010204a
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4924, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x133C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1868

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1869

[Issue] Received Instruction(pc=4924, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1870

[Issue] Received Instruction(pc=4924, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1871

[Issue] Received Instruction(pc=4924, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4924
[Scheduler] Pushing inst to ahead latch

Cycle #1872

[Issue] Received Instruction(pc=4924, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4924, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1873

[Issue] Received Instruction(pc=4924, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode]: Received Raw Instruction Data: 4010204a
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4924}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1874

[Issue] Received Instruction(pc=4924, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4a201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4a 20 10 40  word(le)=0x4010204a  bits=01000000000100000010000001001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4928, 'size': 4, 'uuid': 1232, 'pc': 4928, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4928, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1875

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1876

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000ca
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4928, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1340
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1877

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1878

[Issue] Received Instruction(pc=4928, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1879

[Issue] Received Instruction(pc=4928, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1880

[Issue] Received Instruction(pc=4928, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4928
[Scheduler] Pushing inst to ahead latch

Cycle #1881

[Issue] Received Instruction(pc=4928, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4928, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1882

[Issue] Received Instruction(pc=4928, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode]: Received Raw Instruction Data: 420000ca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4928}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1883

[Issue] Received Instruction(pc=4928, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xca000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca 00 00 42  word(le)=0x420000ca  bits=01000010000000000000000011001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4932, 'size': 4, 'uuid': 1233, 'pc': 4932, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4932, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1884

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1885

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefca
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4932, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1344
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1886

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1887

[Issue] Received Instruction(pc=4932, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1888

[Issue] Received Instruction(pc=4932, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1889

[Issue] Received Instruction(pc=4932, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4932
[Scheduler] Pushing inst to ahead latch

Cycle #1890

[Issue] Received Instruction(pc=4932, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4932, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1891

[Issue] Received Instruction(pc=4932, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode]: Received Raw Instruction Data: 1fffefca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4932}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1892

[Issue] Received Instruction(pc=4932, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ef ff 1f  word(le)=0x1fffefca  bits=00011111111111111110111111001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4936, 'size': 4, 'uuid': 1234, 'pc': 4936, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4936, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1893

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1894

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffca
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4936, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1348
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1895

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1896

[Issue] Received Instruction(pc=4936, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1897

[Issue] Received Instruction(pc=4936, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1898

[Issue] Received Instruction(pc=4936, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4936
[Scheduler] Pushing inst to ahead latch

Cycle #1899

[Issue] Received Instruction(pc=4936, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4936, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1900

[Issue] Received Instruction(pc=4936, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode]: Received Raw Instruction Data: 3e07ffca
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4936}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1901

[Issue] Received Instruction(pc=4936, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcaff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ca ff 07 3e  word(le)=0x3e07ffca  bits=00111110000001111111111111001010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4940, 'size': 4, 'uuid': 1235, 'pc': 4940, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4940, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1902

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1903

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4010204c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4940, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x134C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1904

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1905

[Issue] Received Instruction(pc=4940, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1906

[Issue] Received Instruction(pc=4940, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1907

[Issue] Received Instruction(pc=4940, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4940
[Scheduler] Pushing inst to ahead latch

Cycle #1908

[Issue] Received Instruction(pc=4940, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4940, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1909

[Issue] Received Instruction(pc=4940, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode]: Received Raw Instruction Data: 4010204c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4940}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1910

[Issue] Received Instruction(pc=4940, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x4c201040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 4c 20 10 40  word(le)=0x4010204c  bits=01000000000100000010000001001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4944, 'size': 4, 'uuid': 1236, 'pc': 4944, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4944, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1911

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1912

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 420000cc
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4944, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1350
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1913

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1914

[Issue] Received Instruction(pc=4944, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1915

[Issue] Received Instruction(pc=4944, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1916

[Issue] Received Instruction(pc=4944, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4944
[Scheduler] Pushing inst to ahead latch

Cycle #1917

[Issue] Received Instruction(pc=4944, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4944, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1918

[Issue] Received Instruction(pc=4944, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode]: Received Raw Instruction Data: 420000cc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4944}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1919

[Issue] Received Instruction(pc=4944, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xcc000042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc 00 00 42  word(le)=0x420000cc  bits=01000010000000000000000011001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4948, 'size': 4, 'uuid': 1237, 'pc': 4948, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4948, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1920

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1921

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffefcc
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4948, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1354
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1922

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1923

[Issue] Received Instruction(pc=4948, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1924

[Issue] Received Instruction(pc=4948, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1925

[Issue] Received Instruction(pc=4948, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4948
[Scheduler] Pushing inst to ahead latch

Cycle #1926

[Issue] Received Instruction(pc=4948, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4948, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1927

[Issue] Received Instruction(pc=4948, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode]: Received Raw Instruction Data: 1fffefcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4948}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1928

[Issue] Received Instruction(pc=4948, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccefff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ef ff 1f  word(le)=0x1fffefcc  bits=00011111111111111110111111001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4952, 'size': 4, 'uuid': 1238, 'pc': 4952, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4952, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1929

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1930

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3e07ffcc
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4952, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1358
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1931

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1932

[Issue] Received Instruction(pc=4952, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1933

[Issue] Received Instruction(pc=4952, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1934

[Issue] Received Instruction(pc=4952, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4952
[Scheduler] Pushing inst to ahead latch

Cycle #1935

[Issue] Received Instruction(pc=4952, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4952, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1936

[Issue] Received Instruction(pc=4952, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode]: Received Raw Instruction Data: 3e07ffcc
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4952}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1937

[Issue] Received Instruction(pc=4952, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xccff073e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: cc ff 07 3e  word(le)=0x3e07ffcc  bits=00111110000001111111111111001100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4956, 'size': 4, 'uuid': 1239, 'pc': 4956, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4956, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1938

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1939

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000d0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4956, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x135C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1940

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1941

[Issue] Received Instruction(pc=4956, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1942

[Issue] Received Instruction(pc=4956, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1943

[Issue] Received Instruction(pc=4956, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4956
[Scheduler] Pushing inst to ahead latch

Cycle #1944

[Issue] Received Instruction(pc=4956, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4956, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1945

[Issue] Received Instruction(pc=4956, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode]: Received Raw Instruction Data: 400000d0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4956}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1946

[Issue] Received Instruction(pc=4956, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 00 00 40  word(le)=0x400000d0  bits=01000000000000000000000011010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4960, 'size': 4, 'uuid': 1240, 'pc': 4960, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4960, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1947

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1948

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42002050
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4960, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1360
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1949

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1950

[Issue] Received Instruction(pc=4960, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1951

[Issue] Received Instruction(pc=4960, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1952

[Issue] Received Instruction(pc=4960, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4960
[Scheduler] Pushing inst to ahead latch

Cycle #1953

[Issue] Received Instruction(pc=4960, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4960, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1954

[Issue] Received Instruction(pc=4960, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode]: Received Raw Instruction Data: 42002050
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4960}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1955

[Issue] Received Instruction(pc=4960, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 20 00 42  word(le)=0x42002050  bits=01000010000000000010000001010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4964, 'size': 4, 'uuid': 1241, 'pc': 4964, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4964, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1956

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1957

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffd0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4964, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1364
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1958

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1959

[Issue] Received Instruction(pc=4964, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1960

[Issue] Received Instruction(pc=4964, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1961

[Issue] Received Instruction(pc=4964, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4964
[Scheduler] Pushing inst to ahead latch

Cycle #1962

[Issue] Received Instruction(pc=4964, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4964, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1963

[Issue] Received Instruction(pc=4964, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode]: Received Raw Instruction Data: 1effffd0
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4964}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1964

[Issue] Received Instruction(pc=4964, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd0ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d0 ff ff 1e  word(le)=0x1effffd0  bits=00011110111111111111111111010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4968, 'size': 4, 'uuid': 1242, 'pc': 4968, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4968, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1965

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1966

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f000150
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4968, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1368
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1967

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1968

[Issue] Received Instruction(pc=4968, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1969

[Issue] Received Instruction(pc=4968, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1970

[Issue] Received Instruction(pc=4968, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4968
[Scheduler] Pushing inst to ahead latch

Cycle #1971

[Issue] Received Instruction(pc=4968, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4968, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1972

[Issue] Received Instruction(pc=4968, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode]: Received Raw Instruction Data: 3f000150
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4968}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1973

[Issue] Received Instruction(pc=4968, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5001003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 01 00 3f  word(le)=0x3f000150  bits=00111111000000000000000101010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4972, 'size': 4, 'uuid': 1243, 'pc': 4972, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4972, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1974

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1975

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41ffff50
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4972, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x136C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1976

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1977

[Issue] Received Instruction(pc=4972, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1978

[Issue] Received Instruction(pc=4972, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1979

[Issue] Received Instruction(pc=4972, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4972
[Scheduler] Pushing inst to ahead latch

Cycle #1980

[Issue] Received Instruction(pc=4972, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4972, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1981

[Issue] Received Instruction(pc=4972, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode]: Received Raw Instruction Data: 41ffff50
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4972}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1982

[Issue] Received Instruction(pc=4972, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.AUIPC: Bits('0b1010000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x50ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 50 ff ff 41  word(le)=0x41ffff50  bits=01000001111111111111111101010000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4976, 'size': 4, 'uuid': 1244, 'pc': 4976, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4976, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1983

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1984

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000d1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4976, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1370
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1985

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1986

[Issue] Received Instruction(pc=4976, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1987

[Issue] Received Instruction(pc=4976, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1988

[Issue] Received Instruction(pc=4976, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4976
[Scheduler] Pushing inst to ahead latch

Cycle #1989

[Issue] Received Instruction(pc=4976, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4976, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1990

[Issue] Received Instruction(pc=4976, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode]: Received Raw Instruction Data: 400000d1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4976}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1991

[Issue] Received Instruction(pc=4976, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 00 00 40  word(le)=0x400000d1  bits=01000000000000000000000011010001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4980, 'size': 4, 'uuid': 1245, 'pc': 4980, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4980, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1992

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #1993

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42002051
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4980, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1374
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1994

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1995

[Issue] Received Instruction(pc=4980, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1996

[Issue] Received Instruction(pc=4980, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1997

[Issue] Received Instruction(pc=4980, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4980
[Scheduler] Pushing inst to ahead latch

Cycle #1998

[Issue] Received Instruction(pc=4980, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4980, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #1999

[Issue] Received Instruction(pc=4980, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode]: Received Raw Instruction Data: 42002051
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4980}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2000

[Issue] Received Instruction(pc=4980, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 20 00 42  word(le)=0x42002051  bits=01000010000000000010000001010001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4984, 'size': 4, 'uuid': 1246, 'pc': 4984, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4984, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2001

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2002

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffd1
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4984, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1378
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #2003

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #2004

[Issue] Received Instruction(pc=4984, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #2005

[Issue] Received Instruction(pc=4984, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #2006

[Issue] Received Instruction(pc=4984, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4984
[Scheduler] Pushing inst to ahead latch

Cycle #2007

[Issue] Received Instruction(pc=4984, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4984, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2008

[Issue] Received Instruction(pc=4984, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode]: Received Raw Instruction Data: 1effffd1
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4984}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2009

[Issue] Received Instruction(pc=4984, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd1ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d1 ff ff 1e  word(le)=0x1effffd1  bits=00011110111111111111111111010001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4988, 'size': 4, 'uuid': 1247, 'pc': 4988, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4988, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2010

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2011

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f000151
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4988, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x137C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2012

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2013

[Issue] Received Instruction(pc=4988, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2014

[Issue] Received Instruction(pc=4988, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2015

[Issue] Received Instruction(pc=4988, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4988
[Scheduler] Pushing inst to ahead latch

Cycle #2016

[Issue] Received Instruction(pc=4988, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4988, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2017

[Issue] Received Instruction(pc=4988, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode]: Received Raw Instruction Data: 3f000151
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 4988}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2018

[Issue] Received Instruction(pc=4988, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5101003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 01 00 3f  word(le)=0x3f000151  bits=00111111000000000000000101010001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4992, 'size': 4, 'uuid': 1248, 'pc': 4992, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4992, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2019

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2020

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41ffff51
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4992, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1380
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2021

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2022

[Issue] Received Instruction(pc=4992, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2023

[Issue] Received Instruction(pc=4992, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2024

[Issue] Received Instruction(pc=4992, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4992
[Scheduler] Pushing inst to ahead latch

Cycle #2025

[Issue] Received Instruction(pc=4992, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4992, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2026

[Issue] Received Instruction(pc=4992, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode]: Received Raw Instruction Data: 41ffff51
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4992}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2027

[Issue] Received Instruction(pc=4992, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LLI: Bits('0b1010001')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x51ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 51 ff ff 41  word(le)=0x41ffff51  bits=01000001111111111111111101010001
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 4996, 'size': 4, 'uuid': 1249, 'pc': 4996, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=4996, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2028

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2029

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000d2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=4996, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1384
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2030

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2031

[Issue] Received Instruction(pc=4996, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2032

[Issue] Received Instruction(pc=4996, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2033

[Issue] Received Instruction(pc=4996, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 4996
[Scheduler] Pushing inst to ahead latch

Cycle #2034

[Issue] Received Instruction(pc=4996, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=4996, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2035

[Issue] Received Instruction(pc=4996, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode]: Received Raw Instruction Data: 400000d2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 4996}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2036

[Issue] Received Instruction(pc=4996, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 00 00 40  word(le)=0x400000d2  bits=01000000000000000000000011010010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5000, 'size': 4, 'uuid': 1250, 'pc': 5000, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5000, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2037

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2038

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42002052
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5000, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1388
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2039

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2040

[Issue] Received Instruction(pc=5000, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2041

[Issue] Received Instruction(pc=5000, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2042

[Issue] Received Instruction(pc=5000, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5000
[Scheduler] Pushing inst to ahead latch

Cycle #2043

[Issue] Received Instruction(pc=5000, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5000, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2044

[Issue] Received Instruction(pc=5000, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode]: Received Raw Instruction Data: 42002052
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5000}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2045

[Issue] Received Instruction(pc=5000, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 20 00 42  word(le)=0x42002052  bits=01000010000000000010000001010010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5004, 'size': 4, 'uuid': 1251, 'pc': 5004, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5004, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2046

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2047

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffd2
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5004, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x138C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2048

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2049

[Issue] Received Instruction(pc=5004, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2050

[Issue] Received Instruction(pc=5004, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2051

[Issue] Received Instruction(pc=5004, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5004
[Scheduler] Pushing inst to ahead latch

Cycle #2052

[Issue] Received Instruction(pc=5004, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5004, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2053

[Issue] Received Instruction(pc=5004, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode]: Received Raw Instruction Data: 1effffd2
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5004}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2054

[Issue] Received Instruction(pc=5004, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd2ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d2 ff ff 1e  word(le)=0x1effffd2  bits=00011110111111111111111111010010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5008, 'size': 4, 'uuid': 1252, 'pc': 5008, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5008, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2055

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2056

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f000152
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5008, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1390
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2057

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2058

[Issue] Received Instruction(pc=5008, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2059

[Issue] Received Instruction(pc=5008, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2060

[Issue] Received Instruction(pc=5008, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5008
[Scheduler] Pushing inst to ahead latch

Cycle #2061

[Issue] Received Instruction(pc=5008, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5008, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2062

[Issue] Received Instruction(pc=5008, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode]: Received Raw Instruction Data: 3f000152
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5008}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2063

[Issue] Received Instruction(pc=5008, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5201003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 01 00 3f  word(le)=0x3f000152  bits=00111111000000000000000101010010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5012, 'size': 4, 'uuid': 1253, 'pc': 5012, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5012, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2064

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2065

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41ffff52
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5012, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1394
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2066

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2067

[Issue] Received Instruction(pc=5012, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2068

[Issue] Received Instruction(pc=5012, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2069

[Issue] Received Instruction(pc=5012, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5012
[Scheduler] Pushing inst to ahead latch

Cycle #2070

[Issue] Received Instruction(pc=5012, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5012, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2071

[Issue] Received Instruction(pc=5012, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode]: Received Raw Instruction Data: 41ffff52
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5012}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2072

[Issue] Received Instruction(pc=5012, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LMI: Bits('0b1010010')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x52ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 52 ff ff 41  word(le)=0x41ffff52  bits=01000001111111111111111101010010
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5016, 'size': 4, 'uuid': 1254, 'pc': 5016, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5016, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2073

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2074

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000d4
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5016, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1398
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2075

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2076

[Issue] Received Instruction(pc=5016, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2077

[Issue] Received Instruction(pc=5016, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2078

[Issue] Received Instruction(pc=5016, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5016
[Scheduler] Pushing inst to ahead latch

Cycle #2079

[Issue] Received Instruction(pc=5016, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5016, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2080

[Issue] Received Instruction(pc=5016, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode]: Received Raw Instruction Data: 400000d4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5016}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2081

[Issue] Received Instruction(pc=5016, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 00 00 40  word(le)=0x400000d4  bits=01000000000000000000000011010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5020, 'size': 4, 'uuid': 1255, 'pc': 5020, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5020, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2082

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2083

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42002054
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5020, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x139C
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2084

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2085

[Issue] Received Instruction(pc=5020, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2086

[Issue] Received Instruction(pc=5020, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2087

[Issue] Received Instruction(pc=5020, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5020
[Scheduler] Pushing inst to ahead latch

Cycle #2088

[Issue] Received Instruction(pc=5020, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5020, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2089

[Issue] Received Instruction(pc=5020, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode]: Received Raw Instruction Data: 42002054
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=1, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 1 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5020}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2090

[Issue] Received Instruction(pc=5020, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=1, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 20 00 42  word(le)=0x42002054  bits=01000010000000000010000001010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5024, 'size': 4, 'uuid': 1256, 'pc': 5024, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5024, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2091

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2092

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1effffd4
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5024, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13A0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2093

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2094

[Issue] Received Instruction(pc=5024, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2095

[Issue] Received Instruction(pc=5024, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2096

[Issue] Received Instruction(pc=5024, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5024
[Scheduler] Pushing inst to ahead latch

Cycle #2097

[Issue] Received Instruction(pc=5024, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5024, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2098

[Issue] Received Instruction(pc=5024, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode]: Received Raw Instruction Data: 1effffd4
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=15, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 15 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5024}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2099

[Issue] Received Instruction(pc=5024, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=15, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=2047, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd4ffff1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d4 ff ff 1e  word(le)=0x1effffd4  bits=00011110111111111111111111010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5028, 'size': 4, 'uuid': 1257, 'pc': 5028, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5028, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2100

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2101

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3f000154
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5028, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13A4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2102

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2103

[Issue] Received Instruction(pc=5028, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2104

[Issue] Received Instruction(pc=5028, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2105

[Issue] Received Instruction(pc=5028, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5028
[Scheduler] Pushing inst to ahead latch

Cycle #2106

[Issue] Received Instruction(pc=5028, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5028, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2107

[Issue] Received Instruction(pc=5028, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode]: Received Raw Instruction Data: 3f000154
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=31, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 31 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5028}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2108

[Issue] Received Instruction(pc=5028, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=31, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-2048, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5401003f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 01 00 3f  word(le)=0x3f000154  bits=00111111000000000000000101010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5032, 'size': 4, 'uuid': 1258, 'pc': 5032, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5032, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2109

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2110

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 41ffff54
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5032, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13A8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2111

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=0, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  0 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2112

[Issue] Received Instruction(pc=5032, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=1, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  1 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2113

[Issue] Received Instruction(pc=5032, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=2, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  2 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2114

[Issue] Received Instruction(pc=5032, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=3, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  3 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5032
[Scheduler] Pushing inst to ahead latch

Cycle #2115

[Issue] Received Instruction(pc=5032, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=4, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  4 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5032, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2116

[Issue] Received Instruction(pc=5032, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode]: Received Raw Instruction Data: 41ffff54
[Decode] Initiating PRF Read PredRequest(rd_en=1, rd_wrp_sel=5, rd_pred_sel=0, prf_neg=0, remaining=1)
[PRF] Reading PRF:  5 0 0
[PRF] Got: [False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5032}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2117

[Issue] Received Instruction(pc=5032, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=0, dest_pred=None, predicate=[False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False], opcode=<U_Op.LUI: Bits('0b1010100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x54ffff41'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 54 ff ff 41  word(le)=0x41ffff54  bits=01000001111111111111111101010100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5036, 'size': 4, 'uuid': 1259, 'pc': 5036, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5036, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2118

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2119

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000d8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5036, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13AC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2120

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2121

[Issue] Received Instruction(pc=5036, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2122

[Issue] Received Instruction(pc=5036, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2123

[Issue] Received Instruction(pc=5036, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5036
[Scheduler] Pushing inst to ahead latch

Cycle #2124

[Issue] Received Instruction(pc=5036, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5036, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2125

[Issue] Received Instruction(pc=5036, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode]: Received Raw Instruction Data: 400000d8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5036}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2126

[Issue] Received Instruction(pc=5036, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 00 00 40  word(le)=0x400000d8  bits=01000000000000000000000011011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5040, 'size': 4, 'uuid': 1260, 'pc': 5040, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5040, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2127

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2128

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42082058
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5040, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13B0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2129

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2130

[Issue] Received Instruction(pc=5040, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2131

[Issue] Received Instruction(pc=5040, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2132

[Issue] Received Instruction(pc=5040, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5040
[Scheduler] Pushing inst to ahead latch

Cycle #2133

[Issue] Received Instruction(pc=5040, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5040, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2134

[Issue] Received Instruction(pc=5040, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode]: Received Raw Instruction Data: 42082058
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5040}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2135

[Issue] Received Instruction(pc=5040, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x58200842'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 20 08 42  word(le)=0x42082058  bits=01000010000010000010000001011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5044, 'size': 4, 'uuid': 1261, 'pc': 5044, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5044, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2136

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2137

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1e7fffd8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5044, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13B4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2138

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2139

[Issue] Received Instruction(pc=5044, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2140

[Issue] Received Instruction(pc=5044, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2141

[Issue] Received Instruction(pc=5044, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5044
[Scheduler] Pushing inst to ahead latch

Cycle #2142

[Issue] Received Instruction(pc=5044, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5044, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2143

[Issue] Received Instruction(pc=5044, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode]: Received Raw Instruction Data: 1e7fffd8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5044}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2144

[Issue] Received Instruction(pc=5044, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xd8ff7f1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: d8 ff 7f 1e  word(le)=0x1e7fffd8  bits=00011110011111111111111111011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5048, 'size': 4, 'uuid': 1262, 'pc': 5048, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5048, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2145

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2146

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3ffa2158
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5048, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13B8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2147

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2148

[Issue] Received Instruction(pc=5048, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2149

[Issue] Received Instruction(pc=5048, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2150

[Issue] Received Instruction(pc=5048, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5048
[Scheduler] Pushing inst to ahead latch

Cycle #2151

[Issue] Received Instruction(pc=5048, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5048, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2152

[Issue] Received Instruction(pc=5048, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode]: Received Raw Instruction Data: 3ffa2158
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5048}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2153

[Issue] Received Instruction(pc=5048, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<C_Op.CSRR: Bits('0b1011000')>, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x5821fa3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 58 21 fa 3f  word(le)=0x3ffa2158  bits=00111111111110100010000101011000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5052, 'size': 4, 'uuid': 1263, 'pc': 5052, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5052, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2154

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2155

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 400000e0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5052, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13BC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2156

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2157

[Issue] Received Instruction(pc=5052, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2158

[Issue] Received Instruction(pc=5052, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2159

[Issue] Received Instruction(pc=5052, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5052
[Scheduler] Pushing inst to ahead latch

Cycle #2160

[Issue] Received Instruction(pc=5052, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5052, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2161

[Issue] Received Instruction(pc=5052, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode]: Received Raw Instruction Data: 400000e0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5052}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2162

[Issue] Received Instruction(pc=5052, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 00 00 40  word(le)=0x400000e0  bits=01000000000000000000000011100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5056, 'size': 4, 'uuid': 1264, 'pc': 5056, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5056, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2163

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2164

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40002060
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5056, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13C0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2165

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2166

[Issue] Received Instruction(pc=5056, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2167

[Issue] Received Instruction(pc=5056, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2168

[Issue] Received Instruction(pc=5056, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5056
[Scheduler] Pushing inst to ahead latch

Cycle #2169

[Issue] Received Instruction(pc=5056, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5056, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2170

[Issue] Received Instruction(pc=5056, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode]: Received Raw Instruction Data: 40002060
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5056}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2171

[Issue] Received Instruction(pc=5056, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60200040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 20 00 40  word(le)=0x40002060  bits=01000000000000000010000001100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5060, 'size': 4, 'uuid': 1265, 'pc': 5060, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5060, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2172

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2173

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1fffffe0
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5060, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13C4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2174

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2175

[Issue] Received Instruction(pc=5060, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2176

[Issue] Received Instruction(pc=5060, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2177

[Issue] Received Instruction(pc=5060, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5060
[Scheduler] Pushing inst to ahead latch

Cycle #2178

[Issue] Received Instruction(pc=5060, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5060, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2179

[Issue] Received Instruction(pc=5060, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode]: Received Raw Instruction Data: 1fffffe0
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5060}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2180

[Issue] Received Instruction(pc=5060, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe0ffff1f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e0 ff ff 1f  word(le)=0x1fffffe0  bits=00011111111111111111111111100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5064, 'size': 4, 'uuid': 1266, 'pc': 5064, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5064, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2181

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2182

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffe160
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5064, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13C8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2183

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2184

[Issue] Received Instruction(pc=5064, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2185

[Issue] Received Instruction(pc=5064, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2186

[Issue] Received Instruction(pc=5064, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5064
[Scheduler] Pushing inst to ahead latch

Cycle #2187

[Issue] Received Instruction(pc=5064, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5064, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2188

[Issue] Received Instruction(pc=5064, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode]: Received Raw Instruction Data: 3fffe160
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5064}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2189

[Issue] Received Instruction(pc=5064, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=4095, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x60e1ff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 e1 ff 3f  word(le)=0x3fffe160  bits=00111111111111111110000101100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5068, 'size': 4, 'uuid': 1267, 'pc': 5068, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5068, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2190

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2191

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 60001f60
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5068, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13CC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2192

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2193

[Issue] Received Instruction(pc=5068, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2194

[Issue] Received Instruction(pc=5068, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2195

[Issue] Received Instruction(pc=5068, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5068
[Scheduler] Pushing inst to ahead latch

Cycle #2196

[Issue] Received Instruction(pc=5068, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5068, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2197

[Issue] Received Instruction(pc=5068, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode]: Received Raw Instruction Data: 60001f60
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5068}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2198

[Issue] Received Instruction(pc=5068, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<J_Op.JAL: Bits('0b1100000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x601f0060'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 60 1f 00 60  word(le)=0x60001f60  bits=01100000000000000001111101100000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5072, 'size': 4, 'uuid': 1268, 'pc': 5072, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5072, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2199

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2200

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 40000068
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5072, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13D0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2201

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2202

[Issue] Received Instruction(pc=5072, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2203

[Issue] Received Instruction(pc=5072, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2204

[Issue] Received Instruction(pc=5072, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5072
[Scheduler] Pushing inst to ahead latch

Cycle #2205

[Issue] Received Instruction(pc=5072, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5072, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2206

[Issue] Received Instruction(pc=5072, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode]: Received Raw Instruction Data: 40000068
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5072}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2207

[Issue] Received Instruction(pc=5072, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000000'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68000040'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 00 00 40  word(le)=0x40000068  bits=01000000000000000000000001101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5076, 'size': 4, 'uuid': 1269, 'pc': 5076, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5076, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2208

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2209

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 42003fe8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5076, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13D4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2210

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2211

[Issue] Received Instruction(pc=5076, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2212

[Issue] Received Instruction(pc=5076, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2213

[Issue] Received Instruction(pc=5076, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5076
[Scheduler] Pushing inst to ahead latch

Cycle #2214

[Issue] Received Instruction(pc=5076, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5076, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2215

[Issue] Received Instruction(pc=5076, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode]: Received Raw Instruction Data: 42003fe8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5076}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2216

[Issue] Received Instruction(pc=5076, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111111'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe83f0042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 3f 00 42  word(le)=0x42003fe8  bits=01000010000000000011111111101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5080, 'size': 4, 'uuid': 1270, 'pc': 5080, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5080, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2217

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2218

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3effe0e8
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5080, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13D8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2219

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2220

[Issue] Received Instruction(pc=5080, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2221

[Issue] Received Instruction(pc=5080, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2222

[Issue] Received Instruction(pc=5080, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5080
[Scheduler] Pushing inst to ahead latch

Cycle #2223

[Issue] Received Instruction(pc=5080, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5080, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2224

[Issue] Received Instruction(pc=5080, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode]: Received Raw Instruction Data: 3effe0e8
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5080}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2225

[Issue] Received Instruction(pc=5080, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000001'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xe8e0ff3e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: e8 e0 ff 3e  word(le)=0x3effe0e8  bits=00111110111111111110000011101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5084, 'size': 4, 'uuid': 1271, 'pc': 5084, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5084, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2226

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2227

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 01001f68
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5084, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13DC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2228

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2229

[Issue] Received Instruction(pc=5084, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2230

[Issue] Received Instruction(pc=5084, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2231

[Issue] Received Instruction(pc=5084, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5084
[Scheduler] Pushing inst to ahead latch

Cycle #2232

[Issue] Received Instruction(pc=5084, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5084, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2233

[Issue] Received Instruction(pc=5084, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode]: Received Raw Instruction Data: 01001f68
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5084}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2234

[Issue] Received Instruction(pc=5084, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b111110'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=0, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x681f0001'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 1f 00 01  word(le)=0x01001f68  bits=00000001000000000001111101101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5088, 'size': 4, 'uuid': 1272, 'pc': 5088, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5088, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2235

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2236

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 43ffe168
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5088, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13E0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2237

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2238

[Issue] Received Instruction(pc=5088, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2239

[Issue] Received Instruction(pc=5088, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2240

[Issue] Received Instruction(pc=5088, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5088
[Scheduler] Pushing inst to ahead latch

Cycle #2241

[Issue] Received Instruction(pc=5088, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5088, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2242

[Issue] Received Instruction(pc=5088, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode]: Received Raw Instruction Data: 43ffe168
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5088}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2243

[Issue] Received Instruction(pc=5088, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=Bits('0b000010'), src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.JPNZ: Bits('0b1101000')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x68e1ff43'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 68 e1 ff 43  word(le)=0x43ffe168  bits=01000011111111111110000101101000
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5092, 'size': 4, 'uuid': 1273, 'pc': 5092, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5092, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2244

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2245

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4018156c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5092, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13E4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2246

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2247

[Issue] Received Instruction(pc=5092, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2248

[Issue] Received Instruction(pc=5092, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2249

[Issue] Received Instruction(pc=5092, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5092
[Scheduler] Pushing inst to ahead latch

Cycle #2250

[Issue] Received Instruction(pc=5092, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5092, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2251

[Issue] Received Instruction(pc=5092, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode]: Received Raw Instruction Data: 4018156c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5092}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2252

[Issue] Received Instruction(pc=5092, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c151840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 15 18 40  word(le)=0x4018156c  bits=01000000000110000001010101101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5096, 'size': 4, 'uuid': 1274, 'pc': 5096, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2253

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2254

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200206c
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5096, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13E8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2255

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2256

[Issue] Received Instruction(pc=5096, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2257

[Issue] Received Instruction(pc=5096, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2258

[Issue] Received Instruction(pc=5096, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5096
[Scheduler] Pushing inst to ahead latch

Cycle #2259

[Issue] Received Instruction(pc=5096, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5096, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2260

[Issue] Received Instruction(pc=5096, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode]: Received Raw Instruction Data: 4200206c
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5096}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2261

[Issue] Received Instruction(pc=5096, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6c200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6c 20 00 42  word(le)=0x4200206c  bits=01000010000000000010000001101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5100, 'size': 4, 'uuid': 1275, 'pc': 5100, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2262

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2263

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffffec
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5100, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13EC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2264

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2265

[Issue] Received Instruction(pc=5100, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2266

[Issue] Received Instruction(pc=5100, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2267

[Issue] Received Instruction(pc=5100, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5100
[Scheduler] Pushing inst to ahead latch

Cycle #2268

[Issue] Received Instruction(pc=5100, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5100, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2269

[Issue] Received Instruction(pc=5100, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode]: Received Raw Instruction Data: 3fffffec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5100}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2270

[Issue] Received Instruction(pc=5100, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xecffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec ff ff 3f  word(le)=0x3fffffec  bits=00111111111111111111111111101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5104, 'size': 4, 'uuid': 1276, 'pc': 5104, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2271

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2272

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1e0c00ec
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5104, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13F0
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2273

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2274

[Issue] Received Instruction(pc=5104, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2275

[Issue] Received Instruction(pc=5104, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2276

[Issue] Received Instruction(pc=5104, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5104
[Scheduler] Pushing inst to ahead latch

Cycle #2277

[Issue] Received Instruction(pc=5104, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5104, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2278

[Issue] Received Instruction(pc=5104, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode]: Received Raw Instruction Data: 1e0c00ec
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5104}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2279

[Issue] Received Instruction(pc=5104, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRR: Bits('0b1101100')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xec000c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ec 00 0c 1e  word(le)=0x1e0c00ec  bits=00011110000011000000000011101100
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5108, 'size': 4, 'uuid': 1277, 'pc': 5108, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2280

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2281

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 401800ed
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5108, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13F4
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2282

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2283

[Issue] Received Instruction(pc=5108, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2284

[Issue] Received Instruction(pc=5108, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2285

[Issue] Received Instruction(pc=5108, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5108
[Scheduler] Pushing inst to ahead latch

Cycle #2286

[Issue] Received Instruction(pc=5108, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5108, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2287

[Issue] Received Instruction(pc=5108, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode]: Received Raw Instruction Data: 401800ed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5108}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2288

[Issue] Received Instruction(pc=5108, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=0, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=192, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xed001840'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed 00 18 40  word(le)=0x401800ed  bits=01000000000110000000000011101101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5112, 'size': 4, 'uuid': 1278, 'pc': 5112, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2289

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2290

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 4200206d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5112, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13F8
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2291

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 0, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2292

[Issue] Received Instruction(pc=5112, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 1, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2293

[Issue] Received Instruction(pc=5112, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 2, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2294

[Issue] Received Instruction(pc=5112, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 3, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5112
[Scheduler] Pushing inst to ahead latch

Cycle #2295

[Issue] Received Instruction(pc=5112, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5112, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 4, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2296

[Issue] Received Instruction(pc=5112, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode]: Received Raw Instruction Data: 4200206d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 3, 'warp_id': 5, 'pc': 5112}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2297

[Issue] Received Instruction(pc=5112, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=1, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d200042'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 20 00 42  word(le)=0x4200206d  bits=01000010000000000010000001101101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5116, 'size': 4, 'uuid': 1279, 'pc': 5116, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2298

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2299

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 3fffffed
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5116, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x13FC
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2300

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2301

[Issue] Received Instruction(pc=5116, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2302

[Issue] Received Instruction(pc=5116, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2303

[Issue] Received Instruction(pc=5116, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5116
[Scheduler] Pushing inst to ahead latch

Cycle #2304

[Issue] Received Instruction(pc=5116, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5116, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2305

[Issue] Received Instruction(pc=5116, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode]: Received Raw Instruction Data: 3fffffed
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5116}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2306

[Issue] Received Instruction(pc=5116, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=63, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xedffff3f'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ed ff ff 3f  word(le)=0x3fffffed  bits=00111111111111111111111111101101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5120, 'size': 4, 'uuid': 1280, 'pc': 5120, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2307

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2308

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: 1e0c016d
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5120, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1400
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2309

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2310

[Issue] Received Instruction(pc=5120, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 1, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2311

[Issue] Received Instruction(pc=5120, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 2, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2312

[Issue] Received Instruction(pc=5120, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 3, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5120
[Scheduler] Pushing inst to ahead latch

Cycle #2313

[Issue] Received Instruction(pc=5120, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5120, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 4, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 0, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2314

[Issue] Received Instruction(pc=5120, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode]: Received Raw Instruction Data: 1e0c016d
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 5, 'pc': 5120}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2315

[Issue] Received Instruction(pc=5120, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=32, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<P_Op.PRW: Bits('0b1101101')>, imm=96, rdat1=[], rdat2=[], wdat=[], packet=Bits('0x6d010c1e'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: 6d 01 0c 1e  word(le)=0x1e0c016d  bits=00011110000011000000000101101101
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5124, 'size': 4, 'uuid': 1281, 'pc': 5124, 'warp': 0, 'warpGroup': 0, 'inst': Instruction(pc=5124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 0, 'warp_group_id': 0}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2316

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2317

[Issue] Did not receive any valid instruction in this cycle.
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 1
[Memory] Returning data: bfffffff
[ICache] Received request: None
[I$] Recieved Response from Memory: Instruction(pc=5124, warp_id=0, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[ICache] FILL complete: pc=0x1404
[I$] Returned value from memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 0, 1, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2318

[Issue] Did not receive any valid instruction in this cycle.
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=1, warp_group_id=0, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 0, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 2, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2319

[Issue] Received Instruction(pc=5124, warp_id=0, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=2, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 1, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 1, 3, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2320

[Issue] Received Instruction(pc=5124, warp_id=1, warp_group_id=0, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=3, warp_group_id=1, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 2, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 4, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2321

[Issue] Received Instruction(pc=5124, warp_id=2, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 3, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Issuing an instruction for 2, 5, 5124
[Scheduler] Pushing inst to ahead latch

Cycle #2322

[Issue] Received Instruction(pc=5124, warp_id=3, warp_group_id=1, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5124, warp_id=5, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 4, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
3
[Scheduler] Round-robin skipping this warp group 0 due to being stalled.
3
[Scheduler] Round-robin skipping this warp group 1 due to being stalled.
3
[Scheduler] Issuing an instruction for 2, 4, 5128
[Scheduler] Pushing inst to ahead latch

Cycle #2323

[Issue] Received Instruction(pc=5124, warp_id=4, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode]: Received Raw Instruction Data: bfffffff
[MemController] compute: inflight = 0
[ICache] Received request: Instruction(pc=5128, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[I$] Memrequest ACCEPTED by Memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 0, 'warp_id': 5, 'pc': 5124}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.

Cycle #2324

[Issue] Received Instruction(pc=5124, warp_id=5, warp_group_id=2, intended_FU='ADD', rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=<H_Op.HALT: Bits('0b1111111')>, imm=-1, rdat1=[], rdat2=[], wdat=[], packet=Bits('0xffffffbf'), stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None)
[Issue] packet bytes: ff ff ff bf  word(le)=0xbfffffff  bits=10111111111111111111111111111111
[Decode] Received nothing valid yet!
[MemController] compute: inflight = 0
[MemController] Starting MemReq {'addr': 5128, 'size': 4, 'uuid': 1282, 'pc': 5128, 'warp': 4, 'warpGroup': 2, 'inst': Instruction(pc=5128, warp_id=4, warp_group_id=2, intended_FU=None, rs1=None, rs2=None, rd=None, src_pred=None, dest_pred=None, predicate=None, opcode=None, imm=None, rdat1=[], rdat2=[], wdat=[], packet=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None), 'src': 'icache', 'warp_id': 4, 'warp_group_id': 2}
[ICache] Received request: None
[I$] waiting on memory
[TB] REPLACED ISSUE FWIF [0, 0, 0]
[TB] REPLACED DECODE FWIF None
[SchedulerStage] Warp Issue Check, Decode Control: {'type': 2, 'warp_id': 0, 'pc': 0}
[SchedulerStage] Warp Issue Check, Issue Control: [0, 0, 0]
[SchedulerStage] Warp Issue Check, Branch Control: None
[SchedulerStage] Warp Issue Check, Writeback Control: None
[Scheduler] MISS in ICache, STALLING.
