Analysis & Synthesis report for MusicPlayer
Tue Dec 10 20:19:30 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |toplevel|ControlUnit:MusicControlUnit|state
 11. State Machine - |toplevel|ControlUnit:MusicControlUnit|memreader:flash|state
 12. State Machine - |toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|state
 13. State Machine - |toplevel|IR_RECEIVE:IR|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for RAM:Graphics|altsyncram:Speedmem_rtl_0|altsyncram_qp61:auto_generated
 20. Parameter Settings for User Entity Instance: IR_RECEIVE:IR
 21. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
 23. Parameter Settings for Inferred Entity Instance: RAM:Graphics|altsyncram:Speedmem_rtl_0
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance"
 31. Port Connectivity Checks: "IR_RECEIVE:IR"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 10 20:19:29 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MusicPlayer                                 ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 41,027                                      ;
;     Total combinational functions  ; 40,935                                      ;
;     Dedicated logic registers      ; 353                                         ;
; Total registers                    ; 353                                         ;
; Total pins                         ; 152                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 60,000                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; toplevel           ; MusicPlayer        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; VGA_controller.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/VGA_controller.sv                           ;         ;
; TopLevel.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv                                 ;         ;
; Synchronizers.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/Synchronizers.sv                            ;         ;
; MusicMem.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv                                 ;         ;
; HexDriver.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/HexDriver.sv                                ;         ;
; GraphicsMEM.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv                              ;         ;
; ControlUnit.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv                              ;         ;
; Color_Mapper.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv                             ;         ;
; vga_clk.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/sidiq/Desktop/MusicPlayer/vga_clk.v                                   ;         ;
; IR_RECEIVE_Terasic.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/sidiq/Desktop/MusicPlayer/IR_RECEIVE_Terasic.v                        ;         ;
; audio_interface.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd                         ;         ;
; graphicsinfo/justthewayyouaretitle.txt ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/justthewayyouaretitle.txt      ;         ;
; graphicsinfo/2xspeed.txt               ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/2xspeed.txt                    ;         ;
; graphicsinfo/grenadetitle.txt          ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/grenadetitle.txt               ;         ;
; graphicsinfo/play.txt                  ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/play.txt                       ;         ;
; graphicsinfo/grenadecover.txt          ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/grenadecover.txt               ;         ;
; graphicsinfo/pause.txt                 ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/pause.txt                      ;         ;
; graphicsinfo/justthewayyouarecover.txt ; yes             ; Auto-Found File                                       ; C:/Users/sidiq/Desktop/MusicPlayer/graphicsinfo/justthewayyouarecover.txt      ;         ;
; altpll.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/vga_clk_altpll.v                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/vga_clk_altpll.v                         ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_qp61.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/altsyncram_qp61.tdf                      ;         ;
; db/MusicPlayer.ram2_RAM_15119.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram2_RAM_15119.hdl.mif       ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_jgh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_jgh.tdf                          ;         ;
; db/add_sub_ngh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_ngh.tdf                          ;         ;
; altshift.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_mgh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_mgh.tdf                          ;         ;
; db/add_sub_qgh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_qgh.tdf                          ;         ;
; db/mult_gft.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/sidiq/Desktop/MusicPlayer/db/mult_gft.tdf                             ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 41,027        ;
;                                             ;               ;
; Total combinational functions               ; 40935         ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 37112         ;
;     -- 3 input functions                    ; 2926          ;
;     -- <=2 input functions                  ; 897           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 40684         ;
;     -- arithmetic mode                      ; 251           ;
;                                             ;               ;
; Total registers                             ; 353           ;
;     -- Dedicated logic registers            ; 353           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 152           ;
; Total memory bits                           ; 60000         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 2             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; SpeedPixel[0] ;
; Maximum fan-out                             ; 13587         ;
; Total fan-out                               ; 160674        ;
; Average fan-out                             ; 3.86          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |toplevel                                       ; 40935 (143)         ; 353 (67)                  ; 60000       ; 2            ; 0       ; 1         ; 152  ; 0            ; |toplevel                                                                                                                        ; toplevel        ; work         ;
;    |ControlUnit:MusicControlUnit|               ; 111 (7)             ; 120 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|ControlUnit:MusicControlUnit                                                                                           ; ControlUnit     ; work         ;
;       |audio_interface:audioInterface_instance| ; 64 (64)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance                                                   ; audio_interface ; work         ;
;       |memreader:flash|                         ; 40 (40)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|ControlUnit:MusicControlUnit|memreader:flash                                                                           ; memreader       ; work         ;
;    |HexDriver:hex0|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex0                                                                                                         ; HexDriver       ; work         ;
;    |HexDriver:hex1|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex1                                                                                                         ; HexDriver       ; work         ;
;    |HexDriver:hex2|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex2                                                                                                         ; HexDriver       ; work         ;
;    |HexDriver:hex3|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex3                                                                                                         ; HexDriver       ; work         ;
;    |HexDriver:hex4|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex4                                                                                                         ; HexDriver       ; work         ;
;    |HexDriver:hex5|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex5                                                                                                         ; HexDriver       ; work         ;
;    |IR_RECEIVE:IR|                              ; 129 (129)           ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|IR_RECEIVE:IR                                                                                                          ; IR_RECEIVE      ; work         ;
;    |RAM:Graphics|                               ; 40221 (40221)       ; 42 (42)                   ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|RAM:Graphics                                                                                                           ; RAM             ; work         ;
;       |altsyncram:Speedmem_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|RAM:Graphics|altsyncram:Speedmem_rtl_0                                                                                 ; altsyncram      ; work         ;
;          |altsyncram_qp61:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|RAM:Graphics|altsyncram:Speedmem_rtl_0|altsyncram_qp61:auto_generated                                                  ; altsyncram_qp61 ; work         ;
;    |VGA_controller:vga_controller_instance|     ; 61 (61)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VGA_controller:vga_controller_instance                                                                                 ; VGA_controller  ; work         ;
;    |color_mapper:color_instance|                ; 174 (174)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:color_instance                                                                                            ; color_mapper    ; work         ;
;    |lpm_mult:Mult0|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|lpm_mult:Mult0                                                                                                         ; lpm_mult        ; work         ;
;       |mult_gft:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|lpm_mult:Mult0|mult_gft:auto_generated                                                                                 ; mult_gft        ; work         ;
;    |lpm_mult:Mult1|                             ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                      ; 32 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|              ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_mgh:auto_generated|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh     ; work         ;
;             |mpar_add:sub_par_add|              ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_qgh:auto_generated|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh     ; work         ;
;    |lpm_mult:Mult2|                             ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                      ; 20 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                      ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|              ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_jgh:auto_generated|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                      ; add_sub_jgh     ; work         ;
;             |mpar_add:sub_par_add|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_ngh:auto_generated|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; add_sub_ngh     ; work         ;
;    |sync:button_sync[0]|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sync:button_sync[0]                                                                                                    ; sync            ; work         ;
;    |sync:button_sync[1]|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sync:button_sync[1]                                                                                                    ; sync            ; work         ;
;    |vga_clk:vga_clk_instance|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance                                                                                               ; vga_clk         ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component                                                                       ; altpll          ; work         ;
;          |vga_clk_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                         ; vga_clk_altpll  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; RAM:Graphics|altsyncram:Speedmem_rtl_0|altsyncram_qp61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2500         ; 24           ; --           ; --           ; 60000 ; db/MusicPlayer.ram2_RAM_15119.hdl.mif ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |toplevel|ControlUnit:MusicControlUnit|state     ;
+-------------+------------+-------------+------------+------------+
; Name        ; state.Play ; state.Pause ; state.init ; state.idle ;
+-------------+------------+-------------+------------+------------+
; state.idle  ; 0          ; 0           ; 0          ; 0          ;
; state.init  ; 0          ; 0           ; 1          ; 1          ;
; state.Pause ; 0          ; 1           ; 0          ; 1          ;
; state.Play  ; 1          ; 0           ; 0          ; 1          ;
+-------------+------------+-------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |toplevel|ControlUnit:MusicControlUnit|memreader:flash|state       ;
+-----------------+-----------------+-----------------+-----------------+------------+
; Name            ; state.increment ; state.UpperByte ; state.LowerByte ; state.idle ;
+-----------------+-----------------+-----------------+-----------------+------------+
; state.idle      ; 0               ; 0               ; 0               ; 0          ;
; state.LowerByte ; 0               ; 0               ; 1               ; 1          ;
; state.UpperByte ; 0               ; 1               ; 0               ; 1          ;
; state.increment ; 1               ; 0               ; 0               ; 1          ;
+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|state                                                                                                                                                                                                                                                                                                              ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |toplevel|IR_RECEIVE:IR|state                 ;
+----------------+------------+----------------+----------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE ;
+----------------+------------+----------------+----------------+
; state.IDLE     ; 0          ; 0              ; 0              ;
; state.GUIDANCE ; 1          ; 0              ; 1              ;
; state.DATAREAD ; 1          ; 1              ; 0              ;
+----------------+------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                                          ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[15] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[31] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[14] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[30] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[13] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[29] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[12] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[28] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[11] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[27] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[10] ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[26] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[9]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[25] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[8]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[24] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[7]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[23] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[6]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[22] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[5]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[21] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[4]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[20] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[3]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[19] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[2]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[18] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[1]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[17] ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[0]  ; Merged with ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|LRDATA[16] ;
; PlayPausePixel[0]                                                               ; Merged with SpeedPixel[0]                                                                   ;
; CoverPixel[0]                                                                   ; Merged with SpeedPixel[0]                                                                   ;
; TitlePixel[0]                                                                   ; Merged with SpeedPixel[0]                                                                   ;
; CoverPixel[1]                                                                   ; Merged with PlayPausePixel[1]                                                               ;
; TitlePixel[1]                                                                   ; Merged with PlayPausePixel[1]                                                               ;
; RAM:Graphics|CoverArtColor[2,3]                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; RAM:Graphics|TitleColor[0]                                                      ; Merged with RAM:Graphics|TitleColor[8]                                                      ;
; RAM:Graphics|TitleColor[1]                                                      ; Merged with RAM:Graphics|TitleColor[9]                                                      ;
; RAM:Graphics|TitleColor[2]                                                      ; Merged with RAM:Graphics|TitleColor[10]                                                     ;
; RAM:Graphics|TitleColor[3]                                                      ; Merged with RAM:Graphics|TitleColor[11]                                                     ;
; RAM:Graphics|TitleColor[4]                                                      ; Merged with RAM:Graphics|TitleColor[12]                                                     ;
; RAM:Graphics|TitleColor[5]                                                      ; Merged with RAM:Graphics|TitleColor[13]                                                     ;
; RAM:Graphics|TitleColor[6]                                                      ; Merged with RAM:Graphics|TitleColor[14]                                                     ;
; RAM:Graphics|TitleColor[7]                                                      ; Merged with RAM:Graphics|TitleColor[15]                                                     ;
; ControlUnit:MusicControlUnit|state~2                                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|state~3                                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|state~4                                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|state~5                                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|memreader:flash|state~2                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|memreader:flash|state~3                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|memreader:flash|state~4                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|memreader:flash|state~5                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|memreader:flash|state~6                            ; Lost fanout                                                                                 ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[4]  ; Lost fanout                                                                                 ;
; Total Number of Removed Registers = 41                                          ;                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 353   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 163   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 113   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[1] ; 7       ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[0] ; 8       ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[3] ; 3       ;
; ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[2] ; 2       ;
; Total number of inverted registers = 4                                         ;         ;
+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                        ;
+--------------------------------+-----------------------------+------+
; Register Name                  ; Megafunction                ; Type ;
+--------------------------------+-----------------------------+------+
; RAM:Graphics|SpeedColor[0..23] ; RAM:Graphics|Speedmem_rtl_0 ; RAM  ;
+--------------------------------+-----------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|VGA_controller:vga_controller_instance|h_counter[3]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|IR_RECEIVE:IR|bitcount[3]                                                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |toplevel|ControlUnit:MusicControlUnit|memreader:flash|FL_ADDR[4]                        ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |toplevel|Fast                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[1] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |toplevel|VGA_controller:vga_controller_instance|v_counter_in[1]                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |toplevel|color_mapper:color_instance|VGA_G[4]                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |toplevel|color_mapper:color_instance|VGA_R[0]                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |toplevel|color_mapper:color_instance|VGA_G[5]                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |toplevel|IR_RECEIVE:IR|Selector0                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |toplevel|ControlUnit:MusicControlUnit|state                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |toplevel|color_mapper:color_instance|VGA_B[0]                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |toplevel|ControlUnit:MusicControlUnit|state                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |toplevel|color_mapper:color_instance|VGA_B[1]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for RAM:Graphics|altsyncram:Speedmem_rtl_0|altsyncram_qp61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_RECEIVE:IR ;
+-------------------+--------+-------------------------------+
; Parameter Name    ; Value  ; Type                          ;
+-------------------+--------+-------------------------------+
; IDLE              ; 00     ; Unsigned Binary               ;
; GUIDANCE          ; 01     ; Unsigned Binary               ;
; DATAREAD          ; 10     ; Unsigned Binary               ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                ;
+-------------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:Graphics|altsyncram:Speedmem_rtl_0     ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped        ;
; WIDTH_A                            ; 24                                    ; Untyped        ;
; WIDTHAD_A                          ; 12                                    ; Untyped        ;
; NUMWORDS_A                         ; 2500                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 1                                     ; Untyped        ;
; WIDTHAD_B                          ; 1                                     ; Untyped        ;
; NUMWORDS_B                         ; 1                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/MusicPlayer.ram2_RAM_15119.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qp61                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; RAM:Graphics|altsyncram:Speedmem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 24                                     ;
;     -- NUMWORDS_A                         ; 2500                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 3              ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 18             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 14             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 23             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 26             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance"                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; adc_full ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; adcdata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR_RECEIVE:IR"                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDATA[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 152                         ;
; cycloneiii_ff         ; 353                         ;
;     CLR               ; 29                          ;
;     CLR SCLR          ; 70                          ;
;     ENA               ; 27                          ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 4                           ;
;     plain             ; 137                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 40942                       ;
;     arith             ; 251                         ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 69                          ;
;     normal            ; 40691                       ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 688                         ;
;         3 data inputs ; 2857                        ;
;         4 data inputs ; 37112                       ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 9.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:12:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 10 20:05:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MusicPlayer -c MusicPlayer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/sidiq/Desktop/MusicPlayer/VGA_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: toplevel File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/sidiq/Desktop/MusicPlayer/Synchronizers.sv Line: 4
    Info (12023): Found entity 2: sync_r0 File: C:/Users/sidiq/Desktop/MusicPlayer/Synchronizers.sv Line: 18
    Info (12023): Found entity 3: sync_r1 File: C:/Users/sidiq/Desktop/MusicPlayer/Synchronizers.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file musicmem.sv
    Info (12023): Found entity 1: memreader File: C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/sidiq/Desktop/MusicPlayer/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphicsmem.sv
    Info (12023): Found entity 1: RAM File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/sidiq/Desktop/MusicPlayer/vga_clk.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ir_receive_terasic.v
    Info (12023): Found entity 1: IR_RECEIVE File: C:/Users/sidiq/Desktop/MusicPlayer/IR_RECEIVE_Terasic.v Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 35
    Info (12023): Found entity 1: audio_interface File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 16
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TopLevel.sv(94): truncated value with size 32 to match size of target (17) File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 94
Warning (10230): Verilog HDL assignment warning at TopLevel.sv(95): truncated value with size 32 to match size of target (14) File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 95
Warning (10230): Verilog HDL assignment warning at TopLevel.sv(96): truncated value with size 32 to match size of target (13) File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 96
Warning (10230): Verilog HDL assignment warning at TopLevel.sv(97): truncated value with size 32 to match size of target (12) File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 97
Warning (10034): Output port "LEDR[17..8]" at TopLevel.sv(4) has no driver File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
Warning (10034): Output port "HEX4" at TopLevel.sv(6) has no driver File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
Warning (10034): Output port "HEX5" at TopLevel.sv(6) has no driver File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "IR_RECEIVE:IR" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 105
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 108
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/sidiq/Desktop/MusicPlayer/vga_clk.v Line: 55
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/sidiq/Desktop/MusicPlayer/vga_clk.v Line: 55
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: C:/Users/sidiq/Desktop/MusicPlayer/vga_clk.v Line: 55
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: C:/Users/sidiq/Desktop/MusicPlayer/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 110
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 112
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(70): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 70
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(71): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 71
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(90): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 90
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(91): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 91
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(102): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 102
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(103): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(115): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 115
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(116): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 116
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(123): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 123
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(124): truncated value with size 32 to match size of target (8) File: C:/Users/sidiq/Desktop/MusicPlayer/Color_Mapper.sv Line: 124
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:Graphics" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 114
Warning (10850): Verilog HDL warning at GraphicsMEM.sv(28): number of words (14700) in memory file does not match the number of elements in the address range [0:14999] File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 28
Warning (10850): Verilog HDL warning at GraphicsMEM.sv(29): number of words (14700) in memory file does not match the number of elements in the address range [0:14999] File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 29
Warning (10030): Net "GrenadeArtmem.data_a" at GraphicsMEM.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 13
Warning (10030): Net "GrenadeArtmem.waddr_a" at GraphicsMEM.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 13
Warning (10030): Net "JustArtmem.data_a" at GraphicsMEM.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 14
Warning (10030): Net "JustArtmem.waddr_a" at GraphicsMEM.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 14
Warning (10030): Net "Speedmem.data_a" at GraphicsMEM.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 15
Warning (10030): Net "Speedmem.waddr_a" at GraphicsMEM.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 15
Warning (10030): Net "Pausemem.data_a" at GraphicsMEM.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 16
Warning (10030): Net "Pausemem.waddr_a" at GraphicsMEM.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 16
Warning (10030): Net "Playmem.data_a" at GraphicsMEM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 17
Warning (10030): Net "Playmem.waddr_a" at GraphicsMEM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 17
Warning (10030): Net "Titlemem.data_a" at GraphicsMEM.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 18
Warning (10030): Net "Titlemem.waddr_a" at GraphicsMEM.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 18
Warning (10030): Net "Title2mem.data_a" at GraphicsMEM.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 19
Warning (10030): Net "Title2mem.waddr_a" at GraphicsMEM.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 19
Warning (10030): Net "GrenadeArtmem.we_a" at GraphicsMEM.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 13
Warning (10030): Net "JustArtmem.we_a" at GraphicsMEM.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 14
Warning (10030): Net "Speedmem.we_a" at GraphicsMEM.sv(15) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 15
Warning (10030): Net "Pausemem.we_a" at GraphicsMEM.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 16
Warning (10030): Net "Playmem.we_a" at GraphicsMEM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 17
Warning (10030): Net "Titlemem.we_a" at GraphicsMEM.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 18
Warning (10030): Net "Title2mem.we_a" at GraphicsMEM.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 19
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:MusicControlUnit" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 117
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(57): incomplete case statement has no default case item File: C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv Line: 57
Info (10264): Verilog HDL Case Statement information at ControlUnit.sv(57): all case item expressions in this case statement are onehot File: C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv Line: 57
Info (12128): Elaborating entity "audio_interface" for hierarchy "ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance" File: C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv Line: 78
Info (12128): Elaborating entity "memreader" for hierarchy "ControlUnit:MusicControlUnit|memreader:flash" File: C:/Users/sidiq/Desktop/MusicPlayer/ControlUnit.sv Line: 80
Warning (10230): Verilog HDL assignment warning at MusicMem.sv(42): truncated value with size 32 to match size of target (22) File: C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv Line: 42
Warning (10270): Verilog HDL Case Statement warning at MusicMem.sv(72): incomplete case statement has no default case item File: C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv Line: 72
Info (10264): Verilog HDL Case Statement information at MusicMem.sv(72): all case item expressions in this case statement are onehot File: C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv Line: 72
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex0" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 119
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 127
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ControlUnit:MusicControlUnit|memreader:flash|clk File: C:/Users/sidiq/Desktop/MusicPlayer/MusicMem.sv Line: 23
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM:Graphics|Titlemem" is uninferred due to asynchronous read logic File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 18
    Info (276007): RAM logic "RAM:Graphics|Title2mem" is uninferred due to asynchronous read logic File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 19
    Info (276007): RAM logic "RAM:Graphics|GrenadeArtmem" is uninferred due to asynchronous read logic File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 13
    Info (276007): RAM logic "RAM:Graphics|JustArtmem" is uninferred due to asynchronous read logic File: C:/Users/sidiq/Desktop/MusicPlayer/GraphicsMEM.sv Line: 14
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (5184) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram3_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (5184) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram4_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15000) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram5_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram5_RAM_15119.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15000) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram6_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram6_RAM_15119.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (90000) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram0_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (90000) in the Memory Initialization File "C:/Users/sidiq/Desktop/MusicPlayer/db/MusicPlayer.ram1_RAM_15119.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:Graphics|Speedmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2500
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MusicPlayer.ram2_RAM_15119.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 97
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 95
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 94
Info (12130): Elaborated megafunction instantiation "RAM:Graphics|altsyncram:Speedmem_rtl_0"
Info (12133): Instantiated megafunction "RAM:Graphics|altsyncram:Speedmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2500"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MusicPlayer.ram2_RAM_15119.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp61.tdf
    Info (12023): Found entity 1: altsyncram_qp61 File: C:/Users/sidiq/Desktop/MusicPlayer/db/altsyncram_qp61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 97
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 97
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 95
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 95
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_mgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: C:/Users/sidiq/Desktop/MusicPlayer/db/add_sub_qgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 94
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 94
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info (12023): Found entity 1: mult_gft File: C:/Users/sidiq/Desktop/MusicPlayer/db/mult_gft.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 4
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 6
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 15
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 23
    Warning (13410): Pin "FL_RST_N" is stuck at VCC File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 23
    Warning (13410): Pin "FL_WE_N" is stuck at VCC File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 23
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 23
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[1] will power up to High File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 97
    Critical Warning (18010): Register ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[0] will power up to High File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 97
    Critical Warning (18010): Register ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[3] will power up to High File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 97
    Critical Warning (18010): Register ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|Bcount[2] will power up to High File: C:/Users/sidiq/Desktop/MusicPlayer/audio_interface.vhd Line: 97
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/sidiq/Desktop/MusicPlayer/output_files/MusicPlayer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 3
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 26
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: C:/Users/sidiq/Desktop/MusicPlayer/TopLevel.sv Line: 26
Info (21057): Implemented 41211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 134 output pins
    Info (21061): Implemented 41032 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 5173 megabytes
    Info: Processing ended: Tue Dec 10 20:19:30 2019
    Info: Elapsed time: 00:13:47
    Info: Total CPU time (on all processors): 00:13:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sidiq/Desktop/MusicPlayer/output_files/MusicPlayer.map.smsg.


