{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586372385157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586372385197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 13:59:44 2020 " "Processing started: Wed Apr 08 13:59:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586372385197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372385197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainOperationalAndCalibration -c mainOperationalAndCalibration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mainOperationalAndCalibration -c mainOperationalAndCalibration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372385197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586372388756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586372388757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainOperationalAndCalibration-mainOperationalAndCalibration_arch " "Found design unit 1: mainOperationalAndCalibration-mainOperationalAndCalibration_arch" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429786 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainOperationalAndCalibration " "Found entity 1: mainOperationalAndCalibration" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_synchronizer-rtl " "Found design unit 1: hdlverifier_synchronizer-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429805 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_synchronizer " "Found entity 1: hdlverifier_synchronizer" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_jtag_vendor_ip0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_jtag_vendor_ip0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch " "Found design unit 1: hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429824 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip0 " "Found entity 1: hdlverifier_jtag_vendor_ip0" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_jtag_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_jtag_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_register-rtl " "Found design unit 1: hdlverifier_jtag_register-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429844 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_register " "Found entity 1: hdlverifier_jtag_register" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_dcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_dcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_dcram-rtl " "Found design unit 1: hdlverifier_dcram-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429864 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_dcram " "Found entity 1: hdlverifier_dcram" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_trigger_condition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_trigger_condition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_condition-rtl " "Found design unit 1: hdlverifier_capture_trigger_condition-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429884 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_condition " "Found entity 1: hdlverifier_capture_trigger_condition" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_trigger_combine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_trigger_combine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_combine-rtl " "Found design unit 1: hdlverifier_capture_trigger_combine-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429908 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_combine " "Found entity 1: hdlverifier_capture_trigger_combine" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_jtag_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_jtag_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_jtag_core-rtl " "Found design unit 1: hdlverifier_capture_jtag_core-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429937 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_jtag_core " "Found entity 1: hdlverifier_capture_jtag_core" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_data-rtl " "Found design unit 1: hdlverifier_capture_data-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429959 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_data " "Found entity 1: hdlverifier_capture_data" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_core-rtl " "Found design unit 1: hdlverifier_capture_core-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429979 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_core " "Found entity 1: hdlverifier_capture_core" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_comparator_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_comparator_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator_1bit-rtl " "Found design unit 1: hdlverifier_capture_comparator_1bit-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429998 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator_1bit " "Found entity 1: hdlverifier_capture_comparator_1bit" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372429998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372429998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/hdlverifier_capture_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator-rtl " "Found design unit 1: hdlverifier_capture_comparator-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372430023 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator " "Found entity 1: hdlverifier_capture_comparator" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372430023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372430023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/datacapture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /siri/university/eele 489 (capstone 2)/capstone_synchronousillumination/fpga_mar2_withcalibration-20200304t180346z-001/fpga_mar2_withcalibration/datacapture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datacapture-rtl " "Found design unit 1: datacapture-rtl" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372430044 ""} { "Info" "ISGN_ENTITY_NAME" "1 datacapture " "Found entity 1: datacapture" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586372430044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372430044 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "mainOperationalAndCalibration work mainOperationalAndCalibration.vhd(10) " "VHDL Primary Unit Declaration error at mainOperationalAndCalibration.vhd(10): primary unit \"mainOperationalAndCalibration\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mainOperationalAndCalibration.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/Cyclone_10LP_Code/mainOperationalAndCalibration.vhd" 10 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1586372430058 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "mainOperationalAndCalibration project.vhd(10) " "HDL error at project.vhd(10): see declaration for object \"mainOperationalAndCalibration\"" {  } { { "../FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" "" { Text "C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586372430059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainoperationalandcalibration.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mainoperationalandcalibration.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372430061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586372430407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 08 14:00:30 2020 " "Processing ended: Wed Apr 08 14:00:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586372430407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586372430407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586372430407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372430407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586372431213 ""}
