$date
	Wed Feb 12 14:53:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplication_tb $end
$var wire 8 ! Product [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var reg 8 & Product [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 &
b10 %
b11 $
b10 #
b11 "
b110 !
$end
#10
b1111 !
b1111 &
b11 #
b11 %
b101 "
b101 $
#20
b1 #
b1 %
b1111 "
b1111 $
#30
b10010 !
b10010 &
b10 #
b10 %
b1001 "
b1001 $
#40
b100100 !
b100100 &
b110 #
b110 %
b110 "
b110 $
#50
