[12/05 00:36:55      0s] 
[12/05 00:36:55      0s] Cadence Innovus(TM) Implementation System.
[12/05 00:36:55      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/05 00:36:55      0s] 
[12/05 00:36:55      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/05 00:36:55      0s] Options:	
[12/05 00:36:55      0s] Date:		Thu Dec  5 00:36:55 2024
[12/05 00:36:55      0s] Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
[12/05 00:36:55      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/05 00:36:55      0s] 
[12/05 00:36:55      0s] License:
[12/05 00:36:56      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/05 00:36:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/05 00:37:09     11s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 00:37:09     11s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/05 00:37:09     11s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 00:37:09     11s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/05 00:37:09     11s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/05 00:37:09     11s] @(#)CDS: CPE v20.15-s071
[12/05 00:37:09     11s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 00:37:09     11s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/05 00:37:09     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/05 00:37:09     11s] @(#)CDS: RCDB 11.15.0
[12/05 00:37:09     11s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/05 00:37:09     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_66432_ee30_iclab018_9sNlxm.

[12/05 00:37:09     11s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/05 00:37:11     13s] 
[12/05 00:37:11     13s] **INFO:  MMMC transition support version v31-84 
[12/05 00:37:11     13s] 
[12/05 00:37:11     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/05 00:37:11     13s] <CMD> suppressMessage ENCEXT-2799
[12/05 00:37:11     13s] <CMD> getVersion
[12/05 00:37:11     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/05 00:37:11     13s] <CMD> win
[12/05 00:37:20     14s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/05 00:37:20     14s] <CMD> set conf_qxconf_file NULL
[12/05 00:37:20     14s] <CMD> set conf_qxlib_file NULL
[12/05 00:37:20     14s] <CMD> set dbgDualViewAwareXTree 1
[12/05 00:37:20     14s] <CMD> set defHierChar /
[12/05 00:37:20     14s] <CMD> set distributed_client_message_echo 1
[12/05 00:37:20     14s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/05 00:37:20     14s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/05 00:37:20     14s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/05 00:37:20     14s] <CMD> set init_design_uniquify 1
[12/05 00:37:20     14s] <CMD> set init_gnd_net GND
[12/05 00:37:20     14s] <CMD> set init_io_file CHIP.io
[12/05 00:37:20     14s] <CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef}
[12/05 00:37:20     14s] <CMD> set init_mmmc_file CHIP_mmmc.view
[12/05 00:37:20     14s] <CMD> set init_pwr_net VCC
[12/05 00:37:20     14s] <CMD> set init_top_cell CHIP
[12/05 00:37:20     14s] <CMD> set init_verilog CHIP_SYN.v
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> set latch_time_borrow_mode max_borrow
[12/05 00:37:20     14s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/05 00:37:20     14s] <CMD> set pegDefaultResScaleFactor 1
[12/05 00:37:20     14s] <CMD> set pegDetailResScaleFactor 1
[12/05 00:37:20     14s] <CMD> set pegEnableDualViewForTQuantus 1
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/05 00:37:20     14s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/05 00:37:20     14s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> suppressMessage -silent GLOBAL-100
[12/05 00:37:20     14s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/05 00:37:20     14s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> suppressMessage -silent GLOBAL-100
[12/05 00:37:20     14s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/05 00:37:20     14s] <CMD> set timing_enable_default_delay_arc 1
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/05 00:37:20     14s] <CMD> set timing_path_based_override_distance 3.40282e+38
[12/05 00:37:20     14s] <CMD> set defStreamOutCheckUncolored false
[12/05 00:37:20     14s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/05 00:37:20     14s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/05 00:37:21     14s] <CMD> init_design
[12/05 00:37:21     14s] #% Begin Load MMMC data ... (date=12/05 00:37:21, mem=620.0M)
[12/05 00:37:21     14s] #% End Load MMMC data ... (date=12/05 00:37:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=620.2M, current mem=620.2M)
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/header6_V55_20ka_cic.lef ...
[12/05 00:37:21     14s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/fsa0m_a_generic_core.lef ...
[12/05 00:37:21     14s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/05 00:37:21     14s] The LEF parser will ignore this statement.
[12/05 00:37:21     14s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
[12/05 00:37:21     14s] Set DBUPerIGU to M2 pitch 620.
[12/05 00:37:21     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-58' for more detail.
[12/05 00:37:21     14s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/05 00:37:21     14s] To increase the message display limit, refer to the product command reference manual.
[12/05 00:37:21     14s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/05 00:37:21     14s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
[12/05 00:37:21     14s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/05 00:37:21     14s] The LEF parser will ignore this statement.
[12/05 00:37:21     14s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
[12/05 00:37:21     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-119' for more detail.
[12/05 00:37:21     14s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/05 00:37:21     14s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] Loading LEF file LEF/BONDPAD.lef ...
[12/05 00:37:21     14s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 00:37:21     14s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 00:37:21     14s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/05 00:37:21     14s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/05 00:37:21     14s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/05 00:37:21     14s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/05 00:37:21     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 00:37:21     14s] Type 'man IMPLF-61' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 00:37:21     14s] Type 'man IMPLF-200' for more detail.
[12/05 00:37:21     14s] 
[12/05 00:37:21     14s] viaInitial starts at Thu Dec  5 00:37:21 2024
viaInitial ends at Thu Dec  5 00:37:21 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/05 00:37:21     14s] Loading view definition file from CHIP_mmmc.view
[12/05 00:37:21     14s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/05 00:37:22     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/05 00:37:22     15s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/05 00:37:22     15s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/05 00:37:22     15s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/05 00:37:22     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=703.5M, current mem=639.4M)
[12/05 00:37:22     15s] *** End library_loading (cpu=0.01min, real=0.02min, mem=15.5M, fe_cpu=0.26min, fe_real=0.45min, fe_mem=934.2M) ***
[12/05 00:37:22     15s] #% Begin Load netlist data ... (date=12/05 00:37:22, mem=639.4M)
[12/05 00:37:22     15s] *** Begin netlist parsing (mem=934.2M) ***
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 00:37:22     15s] Type 'man IMPVL-159' for more detail.
[12/05 00:37:22     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/05 00:37:22     15s] To increase the message display limit, refer to the product command reference manual.
[12/05 00:37:22     15s] Created 388 new cells from 2 timing libraries.
[12/05 00:37:22     15s] Reading netlist ...
[12/05 00:37:22     15s] Backslashed names will retain backslash and a trailing blank character.
[12/05 00:37:22     15s] Reading verilog netlist 'CHIP_SYN.v'
[12/05 00:37:22     15s] 
[12/05 00:37:22     15s] *** Memory Usage v#1 (Current mem = 934.219M, initial mem = 284.375M) ***
[12/05 00:37:22     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=934.2M) ***
[12/05 00:37:22     15s] #% End Load netlist data ... (date=12/05 00:37:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=646.3M, current mem=646.3M)
[12/05 00:37:22     15s] Set top cell to CHIP.
[12/05 00:37:22     15s] Hooked 388 DB cells to tlib cells.
[12/05 00:37:22     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=660.0M, current mem=660.0M)
[12/05 00:37:22     15s] Starting recursive module instantiation check.
[12/05 00:37:22     15s] No recursion found.
[12/05 00:37:22     15s] Building hierarchical netlist for Cell CHIP ...
[12/05 00:37:22     15s] *** Netlist is unique.
[12/05 00:37:22     15s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/05 00:37:22     15s] ** info: there are 429 modules.
[12/05 00:37:22     15s] ** info: there are 1226 stdCell insts.
[12/05 00:37:22     15s] ** info: there are 119 Pad insts.
[12/05 00:37:22     15s] 
[12/05 00:37:22     15s] *** Memory Usage v#1 (Current mem = 978.145M, initial mem = 284.375M) ***
[12/05 00:37:22     15s] Reading IO assignment file "CHIP.io" ...
[12/05 00:37:22     15s] Adjusting Core to Bottom to: 0.4400.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:22     15s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:22     15s] Start create_tracks
[12/05 00:37:22     15s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/05 00:37:22     15s] Set Default Net Delay as 1000 ps.
[12/05 00:37:22     15s] Set Default Net Load as 0.5 pF. 
[12/05 00:37:22     15s] Set Default Input Pin Transition as 0.1 ps.
[12/05 00:37:22     15s] Extraction setup Started 
[12/05 00:37:23     15s] 
[12/05 00:37:23     15s] Trim Metal Layers:
[12/05 00:37:23     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/05 00:37:23     15s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/05 00:37:23     15s] Type 'man IMPEXT-6202' for more detail.
[12/05 00:37:23     15s] Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
[12/05 00:37:23     15s] Cap table was created using Encounter 13.13-s017_1.
[12/05 00:37:23     15s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/05 00:37:23     15s] Importing multi-corner RC tables ... 
[12/05 00:37:23     15s] Summary of Active RC-Corners : 
[12/05 00:37:23     15s]  
[12/05 00:37:23     15s]  Analysis View: av_func_mode_max
[12/05 00:37:23     15s]     RC-Corner Name        : RC_Corner
[12/05 00:37:23     15s]     RC-Corner Index       : 0
[12/05 00:37:23     15s]     RC-Corner Temperature : 25 Celsius
[12/05 00:37:23     15s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/05 00:37:23     15s]     RC-Corner PreRoute Res Factor         : 1
[12/05 00:37:23     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/05 00:37:23     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/05 00:37:23     15s]  
[12/05 00:37:23     15s]  Analysis View: av_func_mode_min
[12/05 00:37:23     15s]     RC-Corner Name        : RC_Corner
[12/05 00:37:23     15s]     RC-Corner Index       : 0
[12/05 00:37:23     15s]     RC-Corner Temperature : 25 Celsius
[12/05 00:37:23     15s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/05 00:37:23     15s]     RC-Corner PreRoute Res Factor         : 1
[12/05 00:37:23     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/05 00:37:23     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/05 00:37:23     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/05 00:37:23     15s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/05 00:37:23     15s] 
[12/05 00:37:23     15s] Trim Metal Layers:
[12/05 00:37:23     15s] LayerId::1 widthSet size::4
[12/05 00:37:23     15s] LayerId::2 widthSet size::4
[12/05 00:37:23     15s] LayerId::3 widthSet size::4
[12/05 00:37:23     15s] LayerId::4 widthSet size::4
[12/05 00:37:23     15s] LayerId::5 widthSet size::4
[12/05 00:37:23     15s] LayerId::6 widthSet size::2
[12/05 00:37:23     15s] Updating RC grid for preRoute extraction ...
[12/05 00:37:23     15s] eee: pegSigSF::1.070000
[12/05 00:37:23     15s] Initializing multi-corner capacitance tables ... 
[12/05 00:37:23     15s] Initializing multi-corner resistance tables ...
[12/05 00:37:23     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:37:23     15s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:37:23     15s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/05 00:37:23     15s] *Info: initialize multi-corner CTS.
[12/05 00:37:23     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=889.9M, current mem=674.7M)
[12/05 00:37:23     16s] Reading timing constraints file 'CHIP.sdc' ...
[12/05 00:37:23     16s] Current (total cpu=0:00:16.1, real=0:00:28.0, peak res=902.9M, current mem=902.9M)
[12/05 00:37:23     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 117).
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 2 WARNING
[12/05 00:37:23     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=924.1M, current mem=924.1M)
[12/05 00:37:23     16s] Current (total cpu=0:00:16.1, real=0:00:28.0, peak res=924.1M, current mem=924.1M)
[12/05 00:37:23     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/05 00:37:23     16s] Summary for sequential cells identification: 
[12/05 00:37:23     16s]   Identified SBFF number: 42
[12/05 00:37:23     16s]   Identified MBFF number: 0
[12/05 00:37:23     16s]   Identified SB Latch number: 0
[12/05 00:37:23     16s]   Identified MB Latch number: 0
[12/05 00:37:23     16s]   Not identified SBFF number: 10
[12/05 00:37:23     16s]   Not identified MBFF number: 0
[12/05 00:37:23     16s]   Not identified SB Latch number: 0
[12/05 00:37:23     16s]   Not identified MB Latch number: 0
[12/05 00:37:23     16s]   Number of sequential cells which are not FFs: 27
[12/05 00:37:23     16s] Total number of combinational cells: 290
[12/05 00:37:23     16s] Total number of sequential cells: 79
[12/05 00:37:23     16s] Total number of tristate cells: 13
[12/05 00:37:23     16s] Total number of level shifter cells: 0
[12/05 00:37:23     16s] Total number of power gating cells: 0
[12/05 00:37:23     16s] Total number of isolation cells: 0
[12/05 00:37:23     16s] Total number of power switch cells: 0
[12/05 00:37:23     16s] Total number of pulse generator cells: 0
[12/05 00:37:23     16s] Total number of always on buffers: 0
[12/05 00:37:23     16s] Total number of retention cells: 0
[12/05 00:37:23     16s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/05 00:37:23     16s] Total number of usable buffers: 14
[12/05 00:37:23     16s] List of unusable buffers:
[12/05 00:37:23     16s] Total number of unusable buffers: 0
[12/05 00:37:23     16s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/05 00:37:23     16s] Total number of usable inverters: 15
[12/05 00:37:23     16s] List of unusable inverters:
[12/05 00:37:23     16s] Total number of unusable inverters: 0
[12/05 00:37:23     16s] List of identified usable delay cells: DELA DELC DELB
[12/05 00:37:23     16s] Total number of identified usable delay cells: 3
[12/05 00:37:23     16s] List of identified unusable delay cells:
[12/05 00:37:23     16s] Total number of identified unusable delay cells: 0
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Deleting Cell Server End ...
[12/05 00:37:23     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=945.8M, current mem=945.7M)
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:37:23     16s] Summary for sequential cells identification: 
[12/05 00:37:23     16s]   Identified SBFF number: 42
[12/05 00:37:23     16s]   Identified MBFF number: 0
[12/05 00:37:23     16s]   Identified SB Latch number: 0
[12/05 00:37:23     16s]   Identified MB Latch number: 0
[12/05 00:37:23     16s]   Not identified SBFF number: 10
[12/05 00:37:23     16s]   Not identified MBFF number: 0
[12/05 00:37:23     16s]   Not identified SB Latch number: 0
[12/05 00:37:23     16s]   Not identified MB Latch number: 0
[12/05 00:37:23     16s]   Number of sequential cells which are not FFs: 27
[12/05 00:37:23     16s]  Visiting view : av_func_mode_max
[12/05 00:37:23     16s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:37:23     16s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:37:23     16s]  Visiting view : av_func_mode_min
[12/05 00:37:23     16s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:37:23     16s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:37:23     16s] TLC MultiMap info (StdDelay):
[12/05 00:37:23     16s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/05 00:37:23     16s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/05 00:37:23     16s]  Setting StdDelay to: 53.6ps
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:37:23     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 00:37:23     16s] Type 'man IMPSYC-2' for more detail.
[12/05 00:37:23     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 00:37:23     16s] Type 'man IMPSYC-2' for more detail.
[12/05 00:37:23     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 00:37:23     16s] Type 'man IMPSYC-2' for more detail.
[12/05 00:37:23     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 00:37:23     16s] Type 'man IMPSYC-2' for more detail.
[12/05 00:37:23     16s] 
[12/05 00:37:23     16s] *** Summary of all messages that are not suppressed in this session:
[12/05 00:37:23     16s] Severity  ID               Count  Summary                                  
[12/05 00:37:23     16s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/05 00:37:23     16s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/05 00:37:23     16s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/05 00:37:23     16s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/05 00:37:23     16s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/05 00:37:23     16s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/05 00:37:23     16s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/05 00:37:23     16s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/05 00:37:23     16s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/05 00:37:23     16s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/05 00:37:23     16s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/05 00:37:23     16s] *** Message Summary: 1192 warning(s), 0 error(s)
[12/05 00:37:23     16s] 
[12/05 00:37:27     16s] <CMD> getIoFlowFlag
[12/05 00:37:36     17s] <CMD> setIoFlowFlag 0
[12/05 00:37:36     17s] <CMD> floorPlan -site core_5040 -r 0.999267502465 0.003711 100 100 100 100
[12/05 00:37:36     17s] Adjusting Core to Bottom to: 100.6800.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 00:37:36     17s] Type 'man IMPFP-3961' for more detail.
[12/05 00:37:36     17s] Start create_tracks
[12/05 00:37:36     17s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/05 00:37:36     17s] <CMD> uiSetTool select
[12/05 00:37:36     17s] <CMD> getIoFlowFlag
[12/05 00:37:36     17s] <CMD> fit
[12/05 00:37:39     17s] <CMD> fit
[12/05 00:38:02     19s] <CMD> clearGlobalNets
[12/05 00:38:29     21s] <CMD> clearGlobalNets
[12/05 00:38:29     21s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/05 00:38:29     21s] <CMD> globalNetConnect VCC -type net -net VCC
[12/05 00:38:29     21s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[12/05 00:38:29     21s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/05 00:38:29     21s] <CMD> globalNetConnect GND -type net -net GND
[12/05 00:38:29     21s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[12/05 00:38:30     21s] Warning: term PU of inst I_RST_N is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_RST_N is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_RST_N is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_CLK is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_CLK is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_CLK is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_TETROMINOES0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_TETROMINOES0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_TETROMINOES0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_TETROMINOES1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_TETROMINOES1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_TETROMINOES1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_TETROMINOES2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_TETROMINOES2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_TETROMINOES2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_POSITION0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_POSITION0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_POSITION0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_POSITION1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_POSITION1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_POSITION1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PU of inst I_POSITION2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term PD of inst I_POSITION2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SMT of inst I_POSITION2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_SCORE_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_SCORE_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_SCORE_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_SCORE_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_SCORE_VALID is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_FAIL is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_FAIL is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_FAIL is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_FAIL is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_FAIL is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_SCORE0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_SCORE0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_SCORE0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_SCORE0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_SCORE0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_SCORE1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_SCORE1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_SCORE1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_SCORE1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_SCORE1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_SCORE2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_SCORE2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_SCORE2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_SCORE2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_SCORE2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_SCORE3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_SCORE3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_SCORE3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_SCORE3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_SCORE3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS0 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS1 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS2 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS3 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS4 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS4 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS4 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS4 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS4 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS5 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS5 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS5 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS5 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS5 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS6 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS6 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS6 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS6 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS6 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS7 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS7 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS7 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS7 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS7 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS8 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS8 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS8 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS8 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS8 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS9 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS9 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS9 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS9 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS9 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS10 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS10 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS10 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS10 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS10 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS11 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS11 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS11 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS11 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS11 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS12 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS12 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS12 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS12 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS12 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS13 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS13 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS13 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS13 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS13 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS14 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS14 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS14 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS14 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS14 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS15 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS15 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS15 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS15 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS15 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS16 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS16 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS16 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS16 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS16 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS17 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS17 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS17 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS17 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS17 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS18 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS18 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS18 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS18 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS18 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS19 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS19 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS19 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS19 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS19 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS20 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS20 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS20 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS20 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS20 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS21 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS21 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS21 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS21 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS21 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS22 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS22 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS22 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS22 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS22 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS23 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS23 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS23 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS23 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS23 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS24 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS24 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS24 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS24 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS24 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS25 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS25 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS25 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS25 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS25 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS26 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS26 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS26 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS26 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS26 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS27 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS27 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS27 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS27 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS27 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS28 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS28 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS28 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS28 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS28 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS29 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS29 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS29 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS29 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS29 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS30 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS30 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS30 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS30 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS30 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS31 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS31 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS31 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS31 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS31 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS32 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS32 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS32 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS32 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS32 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS33 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS33 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS33 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS33 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS33 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS34 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS34 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS34 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS34 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS34 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS35 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS35 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS35 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS35 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS35 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS36 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS36 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS36 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS36 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS36 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS37 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS37 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS37 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS37 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS37 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS38 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS38 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS38 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS38 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS38 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS39 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS39 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS39 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS39 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS39 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS40 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS40 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS40 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS40 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS40 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS41 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS41 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS41 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS41 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS41 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS42 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS42 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS42 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS42 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS42 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS43 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS43 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS43 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS43 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS43 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS44 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS44 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS44 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS44 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS44 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS45 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS45 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS45 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS45 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS45 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS46 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS46 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS46 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS46 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS46 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS47 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS47 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS47 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS47 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS47 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS48 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS48 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS48 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS48 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS48 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS49 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS49 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS49 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS49 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS49 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS50 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS50 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS50 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS50 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS50 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS51 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS51 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS51 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS51 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS51 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS52 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS52 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS52 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS52 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS52 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS53 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS53 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS53 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS53 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS53 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS54 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS54 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS54 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS54 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS54 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS55 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS55 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS55 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS55 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS55 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS56 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS56 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS56 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS56 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS56 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS57 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS57 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS57 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS57 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS57 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS58 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS58 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS58 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS58 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS58 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS59 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS59 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS59 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS59 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS59 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS60 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS60 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS60 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS60 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS60 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS61 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS61 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS61 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS61 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS61 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS62 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS62 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS62 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS62 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS62 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS63 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS63 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS63 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS63 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS63 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS64 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS64 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS64 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS64 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS64 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS65 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS65 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS65 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS65 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS65 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS66 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS66 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS66 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS66 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS66 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS67 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS67 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS67 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS67 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS67 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS68 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS68 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS68 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS68 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS68 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS69 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS69 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS69 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS69 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS69 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E of inst O_TETRIS70 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E2 of inst O_TETRIS70 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E4 of inst O_TETRIS70 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term E8 of inst O_TETRIS70 is not connect to global special net.
[12/05 00:38:30     21s] Warning: term SR of inst O_TETRIS70 is not connect to global special net.
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:38:34     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:40:01     25s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/05 00:40:01     25s] The ring targets are set to core/block ring wires.
[12/05 00:40:01     25s] addRing command will consider rows while creating rings.
[12/05 00:40:01     25s] addRing command will disallow rings to go over rows.
[12/05 00:40:01     25s] addRing command will ignore shorts while creating rings.
[12/05 00:40:01     25s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 5 -use_interleaving_wire_group 1
[12/05 00:40:01     25s] 
[12/05 00:40:01     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2235.9M)
[12/05 00:40:01     25s] Ring generation is complete.
[12/05 00:40:01     25s] vias are now being generated.
[12/05 00:40:01     25s] addRing created 40 wires.
[12/05 00:40:01     25s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[12/05 00:40:01     25s] +--------+----------------+----------------+
[12/05 00:40:01     25s] |  Layer |     Created    |     Deleted    |
[12/05 00:40:01     25s] +--------+----------------+----------------+
[12/05 00:40:01     25s] | metal2 |       20       |       NA       |
[12/05 00:40:01     25s] |  via2  |       200      |        0       |
[12/05 00:40:01     25s] | metal3 |       20       |       NA       |
[12/05 00:40:01     25s] +--------+----------------+----------------+
[12/05 00:40:20     26s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/05 00:40:20     26s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/05 00:40:20     27s] *** Begin SPECIAL ROUTE on Thu Dec  5 00:40:20 2024 ***
[12/05 00:40:20     27s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/05 00:40:20     27s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 2.20Ghz)
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] Begin option processing ...
[12/05 00:40:20     27s] srouteConnectPowerBump set to false
[12/05 00:40:20     27s] routeSelectNet set to "GND VCC"
[12/05 00:40:20     27s] routeSpecial set to true
[12/05 00:40:20     27s] srouteBlockPin set to "useLef"
[12/05 00:40:20     27s] srouteBottomLayerLimit set to 1
[12/05 00:40:20     27s] srouteBottomTargetLayerLimit set to 1
[12/05 00:40:20     27s] srouteConnectConverterPin set to false
[12/05 00:40:20     27s] srouteConnectCorePin set to false
[12/05 00:40:20     27s] srouteConnectStripe set to false
[12/05 00:40:20     27s] srouteCrossoverViaBottomLayer set to 1
[12/05 00:40:20     27s] srouteCrossoverViaTopLayer set to 6
[12/05 00:40:20     27s] srouteFollowCorePinEnd set to 3
[12/05 00:40:20     27s] srouteFollowPadPin set to false
[12/05 00:40:20     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/05 00:40:20     27s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/05 00:40:20     27s] sroutePadPinAllPorts set to true
[12/05 00:40:20     27s] sroutePreserveExistingRoutes set to true
[12/05 00:40:20     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/05 00:40:20     27s] srouteStopBlockPin set to "nearestTarget"
[12/05 00:40:20     27s] srouteTopLayerLimit set to 6
[12/05 00:40:20     27s] srouteTopTargetLayerLimit set to 6
[12/05 00:40:20     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3330.00 megs.
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] Reading DB technology information...
[12/05 00:40:20     27s] Finished reading DB technology information.
[12/05 00:40:20     27s] Reading floorplan and netlist information...
[12/05 00:40:20     27s] Finished reading floorplan and netlist information.
[12/05 00:40:20     27s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/05 00:40:20     27s] Read in 42 macros, 42 used
[12/05 00:40:20     27s] Read in 159 components
[12/05 00:40:20     27s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/05 00:40:20     27s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/05 00:40:20     27s] Read in 88 logical pins
[12/05 00:40:20     27s] Read in 88 nets
[12/05 00:40:20     27s] Read in 2 special nets, 2 routed
[12/05 00:40:20     27s] Read in 86 terminals
[12/05 00:40:20     27s] 2 nets selected.
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] Begin power routing ...
[12/05 00:40:20     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/05 00:40:20     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/05 00:40:20     27s]   Number of IO ports routed: 48
[12/05 00:40:20     27s]   Number of Block ports routed: 0
[12/05 00:40:20     27s]   Number of Power Bump ports routed: 0
[12/05 00:40:20     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3333.00 megs.
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s]  Begin updating DB with routing results ...
[12/05 00:40:20     27s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/05 00:40:20     27s] Pin and blockage extraction finished
[12/05 00:40:20     27s] 
[12/05 00:40:20     27s] sroute created 48 wires.
[12/05 00:40:20     27s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[12/05 00:40:20     27s] +--------+----------------+----------------+
[12/05 00:40:20     27s] |  Layer |     Created    |     Deleted    |
[12/05 00:40:20     27s] +--------+----------------+----------------+
[12/05 00:40:20     27s] | metal1 |       24       |       NA       |
[12/05 00:40:20     27s] |   via  |       120      |        0       |
[12/05 00:40:20     27s] | metal2 |       21       |       NA       |
[12/05 00:40:20     27s] |  via2  |       105      |        0       |
[12/05 00:40:20     27s] |  via3  |       15       |        0       |
[12/05 00:40:20     27s] | metal4 |        3       |       NA       |
[12/05 00:40:20     27s] +--------+----------------+----------------+
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeRingLayers {}
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 00:40:28     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 00:40:48     28s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 00:40:48     28s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 00:40:48     28s] 
[12/05 00:40:48     28s] Stripes will stop at the boundary of the specified area.
[12/05 00:40:48     28s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 00:40:48     28s] Stripes will not extend to closest target.
[12/05 00:40:48     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 00:40:48     28s] Stripes will not be created over regions without power planning wires.
[12/05 00:40:48     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 00:40:48     28s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 00:40:48     28s] Offset for stripe breaking is set to 0.
[12/05 00:40:48     28s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 50 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/05 00:40:48     28s] 
[12/05 00:40:48     28s] Initialize fgc environment(mem: 2232.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Starting stripe generation ...
[12/05 00:40:48     28s] Non-Default Mode Option Settings :
[12/05 00:40:48     28s]   NONE
[12/05 00:40:48     28s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:40:48     28s] Stripe generation is complete.
[12/05 00:40:48     28s] vias are now being generated.
[12/05 00:40:48     28s] addStripe created 123 wires.
[12/05 00:40:48     28s] ViaGen created 1116 vias, deleted 0 via to avoid violation.
[12/05 00:40:48     28s] +--------+----------------+----------------+
[12/05 00:40:48     28s] |  Layer |     Created    |     Deleted    |
[12/05 00:40:48     28s] +--------+----------------+----------------+
[12/05 00:40:48     28s] | metal1 |        3       |       NA       |
[12/05 00:40:48     28s] |   via  |       18       |        0       |
[12/05 00:40:48     28s] | metal2 |       113      |       NA       |
[12/05 00:40:48     28s] |  via2  |      1062      |        0       |
[12/05 00:40:48     28s] | metal3 |        1       |       NA       |
[12/05 00:40:48     28s] |  via3  |       36       |        0       |
[12/05 00:40:48     28s] | metal4 |        6       |       NA       |
[12/05 00:40:48     28s] +--------+----------------+----------------+
[12/05 00:41:02     29s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 00:41:02     29s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 00:41:02     29s] 
[12/05 00:41:02     29s] Stripes will stop at the boundary of the specified area.
[12/05 00:41:02     29s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 00:41:02     29s] Stripes will not extend to closest target.
[12/05 00:41:02     29s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 00:41:02     29s] Stripes will not be created over regions without power planning wires.
[12/05 00:41:02     29s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 00:41:02     29s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 00:41:02     29s] Offset for stripe breaking is set to 0.
[12/05 00:41:02     29s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 50 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/05 00:41:02     29s] 
[12/05 00:41:02     29s] Initialize fgc environment(mem: 2232.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Starting stripe generation ...
[12/05 00:41:02     29s] Non-Default Mode Option Settings :
[12/05 00:41:02     29s]   NONE
[12/05 00:41:02     29s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2232.1M)
[12/05 00:41:02     29s] Stripe generation is complete.
[12/05 00:41:02     29s] vias are now being generated.
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (153.36, 492.89) (236.60, 496.89).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3084.74, 492.89) (3167.98, 496.89).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (153.36, 2900.80) (236.60, 2904.80).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3084.74, 2900.80) (3167.98, 2904.80).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (153.36, 2950.80) (236.60, 2954.80).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3084.74, 2950.80) (3167.98, 2954.80).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (144.08, 405.08) (227.32, 409.08).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3094.02, 405.08) (3177.26, 409.08).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (144.08, 2813.75) (227.32, 2817.75).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3094.02, 2813.75) (3177.26, 2817.75).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (144.08, 2855.08) (227.32, 2859.08).
[12/05 00:41:02     29s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3094.02, 2855.08) (3177.26, 2859.08).
[12/05 00:41:02     29s] addStripe created 120 wires.
[12/05 00:41:02     29s] ViaGen created 7400 vias, deleted 0 via to avoid violation.
[12/05 00:41:02     29s] +--------+----------------+----------------+
[12/05 00:41:02     29s] |  Layer |     Created    |     Deleted    |
[12/05 00:41:02     29s] +--------+----------------+----------------+
[12/05 00:41:02     29s] | metal2 |        4       |       NA       |
[12/05 00:41:02     29s] |  via2  |      7400      |        0       |
[12/05 00:41:02     29s] | metal3 |       116      |       NA       |
[12/05 00:41:02     29s] +--------+----------------+----------------+
[12/05 00:41:13     30s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/05 00:41:13     30s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/05 00:41:13     30s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/05 00:41:13     30s] *** Begin SPECIAL ROUTE on Thu Dec  5 00:41:13 2024 ***
[12/05 00:41:13     30s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/05 00:41:13     30s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 2.20Ghz)
[12/05 00:41:13     30s] 
[12/05 00:41:13     30s] Begin option processing ...
[12/05 00:41:13     30s] srouteConnectPowerBump set to false
[12/05 00:41:13     30s] routeSelectNet set to "GND VCC"
[12/05 00:41:13     30s] routeSpecial set to true
[12/05 00:41:13     30s] srouteBottomLayerLimit set to 1
[12/05 00:41:13     30s] srouteBottomTargetLayerLimit set to 1
[12/05 00:41:13     30s] srouteConnectBlockPin set to false
[12/05 00:41:13     30s] srouteConnectConverterPin set to false
[12/05 00:41:13     30s] srouteConnectPadPin set to false
[12/05 00:41:13     30s] srouteConnectStripe set to false
[12/05 00:41:13     30s] srouteCrossoverViaBottomLayer set to 1
[12/05 00:41:13     30s] srouteCrossoverViaTopLayer set to 6
[12/05 00:41:13     30s] srouteFollowCorePinEnd set to 3
[12/05 00:41:13     30s] srouteFollowPadPin set to false
[12/05 00:41:13     30s] srouteJogControl set to "preferWithChanges differentLayer"
[12/05 00:41:13     30s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/05 00:41:13     30s] sroutePadPinAllPorts set to true
[12/05 00:41:13     30s] sroutePreserveExistingRoutes set to true
[12/05 00:41:13     30s] srouteRoutePowerBarPortOnBothDir set to true
[12/05 00:41:13     30s] srouteStopBlockPin set to "nearestTarget"
[12/05 00:41:13     30s] srouteTopLayerLimit set to 6
[12/05 00:41:13     30s] srouteTopTargetLayerLimit set to 6
[12/05 00:41:13     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3334.00 megs.
[12/05 00:41:13     30s] 
[12/05 00:41:13     30s] Reading DB technology information...
[12/05 00:41:13     30s] Finished reading DB technology information.
[12/05 00:41:13     30s] Reading floorplan and netlist information...
[12/05 00:41:13     30s] Finished reading floorplan and netlist information.
[12/05 00:41:13     30s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/05 00:41:13     30s] Read in 402 macros, 43 used
[12/05 00:41:13     30s] Read in 159 components
[12/05 00:41:13     30s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/05 00:41:13     30s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/05 00:41:13     30s] Read in 88 logical pins
[12/05 00:41:13     30s] Read in 88 nets
[12/05 00:41:13     30s] Read in 2 special nets, 2 routed
[12/05 00:41:13     30s] Read in 86 terminals
[12/05 00:41:13     30s] 2 nets selected.
[12/05 00:41:13     30s] 
[12/05 00:41:13     30s] Begin power routing ...
[12/05 00:41:15     31s] CPU time for FollowPin 1 seconds
[12/05 00:41:16     32s] CPU time for FollowPin 1 seconds
[12/05 00:41:16     33s]   Number of Core ports routed: 1130
[12/05 00:41:16     33s]   Number of Followpin connections: 565
[12/05 00:41:16     33s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 3347.00 megs.
[12/05 00:41:16     33s] 
[12/05 00:41:16     33s] 
[12/05 00:41:16     33s] 
[12/05 00:41:16     33s]  Begin updating DB with routing results ...
[12/05 00:41:16     33s]  Updating DB with 6 via definition ...
[12/05 00:41:16     33s] 
sroute post-processing starts at Thu Dec  5 00:41:16 2024
The viaGen is rebuilding shadow vias for net GND.
[12/05 00:41:16     33s] sroute post-processing ends at Thu Dec  5 00:41:16 2024

sroute post-processing starts at Thu Dec  5 00:41:16 2024
The viaGen is rebuilding shadow vias for net VCC.
[12/05 00:41:16     33s] sroute post-processing ends at Thu Dec  5 00:41:16 2024
sroute created 1765 wires.
[12/05 00:41:16     33s] ViaGen created 37091 vias, deleted 10 vias to avoid violation.
[12/05 00:41:16     33s] +--------+----------------+----------------+
[12/05 00:41:16     33s] |  Layer |     Created    |     Deleted    |
[12/05 00:41:16     33s] +--------+----------------+----------------+
[12/05 00:41:16     33s] | metal1 |      1715      |       NA       |
[12/05 00:41:16     33s] |   via  |      36877     |       10       |
[12/05 00:41:16     33s] | metal2 |       11       |       NA       |
[12/05 00:41:16     33s] |  via2  |       214      |        0       |
[12/05 00:41:16     33s] | metal3 |       39       |       NA       |
[12/05 00:41:16     33s] +--------+----------------+----------------+
[12/05 00:41:20     33s] <CMD> getMultiCpuUsage -localCpu
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:41:20     33s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:41:22     33s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 00:41:22     33s] <CMD> verify_drc
[12/05 00:41:22     33s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 00:41:22     33s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 00:41:22     33s]  *** Starting Verify DRC (MEM: 2243.3) ***
[12/05 00:41:22     33s] 
[12/05 00:41:22     33s] #create default rule from bind_ndr_rule rule=0x7f8dbd5ced70 0x7f8dbdae6018
[12/05 00:41:22     33s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/05 00:41:22     33s]   VERIFY DRC ...... Starting Verification
[12/05 00:41:22     33s]   VERIFY DRC ...... Initializing
[12/05 00:41:22     33s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 00:41:22     33s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 00:41:22     33s]   VERIFY DRC ...... Using new threading
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3321.340 257.280} 13 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3321.340 514.560} 26 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3321.340 771.840} 39 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3321.340 1029.120} 52 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 00:41:22     33s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3321.340 1286.400} 65 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3321.340 1543.680} 78 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3321.340 1800.960} 91 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3321.340 2058.240} 104 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3321.340 2315.520} 117 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3321.340 2572.800} 130 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3321.340 2830.080} 143 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3321.340 3087.360} 156 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3318.680} 157 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3318.680} 158 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3318.680} 159 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3318.680} 160 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3318.680} 161 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3318.680} 162 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3318.680} 163 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3318.680} 164 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3318.680} 165 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3318.680} 166 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3318.680} 167 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3318.680} 168 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3321.340 3318.680} 169 of 169
[12/05 00:41:22     34s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/05 00:41:22     34s] 
[12/05 00:41:22     34s]   Verification Complete : 0 Viols.
[12/05 00:41:22     34s] 
[12/05 00:41:22     34s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 10.0M) ***
[12/05 00:41:22     34s] 
[12/05 00:41:22     34s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 00:41:31     34s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/05 00:41:31     34s] VERIFY_CONNECTIVITY use new engine.
[12/05 00:41:31     34s] 
[12/05 00:41:31     34s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 00:41:31     34s] Start Time: Thu Dec  5 00:41:31 2024
[12/05 00:41:31     34s] 
[12/05 00:41:31     34s] Design Name: CHIP
[12/05 00:41:31     34s] Database Units: 1000
[12/05 00:41:31     34s] Design Boundary: (0.0000, 0.0000) (3321.3400, 3318.6800)
[12/05 00:41:31     34s] Error Limit = 1000; Warning Limit = 50
[12/05 00:41:31     34s] Check specified nets
[12/05 00:41:31     34s] *** Checking Net VCC
[12/05 00:41:31     34s] *** Checking Net GND
[12/05 00:41:31     34s] 
[12/05 00:41:31     34s] Begin Summary 
[12/05 00:41:31     34s]   Found no problems or warnings.
[12/05 00:41:31     34s] End Summary
[12/05 00:41:31     34s] 
[12/05 00:41:31     34s] End Time: Thu Dec  5 00:41:31 2024
[12/05 00:41:31     34s] Time Elapsed: 0:00:00.0
[12/05 00:41:31     34s] 
[12/05 00:41:31     34s] ******** End: VERIFY CONNECTIVITY ********
[12/05 00:41:31     34s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 00:41:31     34s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/05 00:41:31     34s] 
[12/05 00:41:47     35s] <CMD> saveDesign CHIP_powerplan.inn
[12/05 00:41:47     35s] #% Begin save design ... (date=12/05 00:41:47, mem=1522.4M)
[12/05 00:41:47     35s] % Begin Save ccopt configuration ... (date=12/05 00:41:47, mem=1525.4M)
[12/05 00:41:47     35s] % End Save ccopt configuration ... (date=12/05 00:41:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
[12/05 00:41:47     35s] % Begin Save netlist data ... (date=12/05 00:41:47, mem=1526.3M)
[12/05 00:41:47     35s] Writing Binary DB to CHIP_powerplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/05 00:41:47     35s] % End Save netlist data ... (date=12/05 00:41:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
[12/05 00:41:47     35s] Saving symbol-table file ...
[12/05 00:41:48     35s] Saving congestion map file CHIP_powerplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/05 00:41:48     36s] % Begin Save AAE data ... (date=12/05 00:41:48, mem=1526.4M)
[12/05 00:41:48     36s] Saving AAE Data ...
[12/05 00:41:48     36s] % End Save AAE data ... (date=12/05 00:41:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.5M, current mem=1526.5M)
[12/05 00:41:48     36s] Saving preference file CHIP_powerplan.inn.dat.tmp/gui.pref.tcl ...
[12/05 00:41:48     36s] Saving mode setting ...
[12/05 00:41:48     36s] Saving global file ...
[12/05 00:41:48     36s] % Begin Save floorplan data ... (date=12/05 00:41:48, mem=1529.8M)
[12/05 00:41:48     36s] Saving floorplan file ...
[12/05 00:41:48     36s] % End Save floorplan data ... (date=12/05 00:41:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.1M, current mem=1530.1M)
[12/05 00:41:48     36s] Saving PG file CHIP_powerplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:41:48 2024)
[12/05 00:41:49     36s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2288.1M) ***
[12/05 00:41:49     36s] Saving Drc markers ...
[12/05 00:41:49     36s] ... No Drc file written since there is no markers found.
[12/05 00:41:49     36s] % Begin Save placement data ... (date=12/05 00:41:49, mem=1530.2M)
[12/05 00:41:49     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:41:49     36s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:41:49     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2291.1M) ***
[12/05 00:41:49     36s] % End Save placement data ... (date=12/05 00:41:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.4M, current mem=1530.4M)
[12/05 00:41:49     36s] % Begin Save routing data ... (date=12/05 00:41:49, mem=1530.4M)
[12/05 00:41:49     36s] Saving route file ...
[12/05 00:41:49     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2288.1M) ***
[12/05 00:41:49     36s] % End Save routing data ... (date=12/05 00:41:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.6M, current mem=1530.6M)
[12/05 00:41:49     36s] Saving property file CHIP_powerplan.inn.dat.tmp/CHIP.prop
[12/05 00:41:49     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2291.1M) ***
[12/05 00:41:49     36s] % Begin Save power constraints data ... (date=12/05 00:41:49, mem=1531.4M)
[12/05 00:41:49     36s] % End Save power constraints data ... (date=12/05 00:41:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1531.5M, current mem=1531.5M)
[12/05 00:41:49     36s] Generated self-contained design CHIP_powerplan.inn.dat.tmp
[12/05 00:41:50     36s] #% End save design ... (date=12/05 00:41:50, total cpu=0:00:00.6, real=0:00:03.0, peak res=1560.6M, current mem=1532.1M)
[12/05 00:41:50     36s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:41:50     36s] 
[12/05 00:41:56     36s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[12/05 00:42:05     37s] <CMD> setPlaceMode -fp false
[12/05 00:42:05     37s] <CMD> place_design -noPrePlaceOpt
[12/05 00:42:05     37s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/05 00:42:05     37s] ### Time Record (colorize_geometry) is installed.
[12/05 00:42:05     37s] #Start colorize_geometry on Thu Dec  5 00:42:05 2024
[12/05 00:42:05     37s] #
[12/05 00:42:05     37s] ### Time Record (Pre Callback) is installed.
[12/05 00:42:05     37s] ### Time Record (Pre Callback) is uninstalled.
[12/05 00:42:05     37s] ### Time Record (DB Import) is installed.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 00:42:05     37s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 00:42:05     37s] #To increase the message display limit, refer to the product command reference manual.
[12/05 00:42:05     37s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1029574078 pin_access=1 inst_pattern=1 halo=0
[12/05 00:42:05     37s] ### Time Record (DB Import) is uninstalled.
[12/05 00:42:05     37s] ### Time Record (DB Export) is installed.
[12/05 00:42:05     37s] Extracting standard cell pins and blockage ...... 
[12/05 00:42:05     37s] Pin and blockage extraction finished
[12/05 00:42:05     37s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1029574078 pin_access=1 inst_pattern=1 halo=0
[12/05 00:42:05     37s] ### Time Record (DB Export) is uninstalled.
[12/05 00:42:05     37s] ### Time Record (Post Callback) is installed.
[12/05 00:42:05     37s] ### Time Record (Post Callback) is uninstalled.
[12/05 00:42:05     37s] #
[12/05 00:42:05     37s] #colorize_geometry statistics:
[12/05 00:42:05     37s] #Cpu time = 00:00:00
[12/05 00:42:05     37s] #Elapsed time = 00:00:00
[12/05 00:42:05     37s] #Increased memory = -14.46 (MB)
[12/05 00:42:05     37s] #Total memory = 1530.65 (MB)
[12/05 00:42:05     37s] #Peak memory = 1560.59 (MB)
[12/05 00:42:05     37s] #Number of warnings = 21
[12/05 00:42:05     37s] #Total number of warnings = 21
[12/05 00:42:05     37s] #Number of fails = 0
[12/05 00:42:05     37s] #Total number of fails = 0
[12/05 00:42:05     37s] #Complete colorize_geometry on Thu Dec  5 00:42:05 2024
[12/05 00:42:05     37s] #
[12/05 00:42:05     37s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/05 00:42:05     37s] ### Time Record (colorize_geometry) is uninstalled.
[12/05 00:42:05     37s] ### 
[12/05 00:42:05     37s] ###   Scalability Statistics
[12/05 00:42:05     37s] ### 
[12/05 00:42:05     37s] ### ------------------------+----------------+----------------+----------------+
[12/05 00:42:05     37s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/05 00:42:05     37s] ### ------------------------+----------------+----------------+----------------+
[12/05 00:42:05     37s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/05 00:42:05     37s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/05 00:42:05     37s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/05 00:42:05     37s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/05 00:42:05     37s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/05 00:42:05     37s] ### ------------------------+----------------+----------------+----------------+
[12/05 00:42:05     37s] ### 
[12/05 00:42:05     37s] *** Starting placeDesign default flow ***
[12/05 00:42:05     37s] **INFO: Enable pre-place timing setting for timing analysis
[12/05 00:42:05     37s] Set Using Default Delay Limit as 101.
[12/05 00:42:05     37s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/05 00:42:05     37s] Set Default Net Delay as 0 ps.
[12/05 00:42:05     37s] Set Default Net Load as 0 pF. 
[12/05 00:42:05     37s] **INFO: Analyzing IO path groups for slack adjustment
[12/05 00:42:05     37s] Effort level <high> specified for reg2reg_tmp.66432 path_group
[12/05 00:42:05     37s] AAE DB initialization (MEM=2354.72 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 00:42:05     37s] #################################################################################
[12/05 00:42:05     37s] # Design Stage: PreRoute
[12/05 00:42:05     37s] # Design Name: CHIP
[12/05 00:42:05     37s] # Design Mode: 90nm
[12/05 00:42:05     37s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:42:05     37s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:42:05     37s] # Signoff Settings: SI Off 
[12/05 00:42:05     37s] #################################################################################
[12/05 00:42:05     37s] Calculate delays in Single mode...
[12/05 00:42:05     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 2366.2M, InitMEM = 2366.2M)
[12/05 00:42:05     37s] Start delay calculation (fullDC) (1 T). (MEM=2366.23)
[12/05 00:42:05     37s] siFlow : Timing analysis mode is single, using late cdB files
[12/05 00:42:05     37s] AAE_INFO: Cdb files are: 
[12/05 00:42:05     37s]  	CeltIC/u18_ss.cdb
[12/05 00:42:05     37s]  
[12/05 00:42:05     37s] Start AAE Lib Loading. (MEM=2366.23)
[12/05 00:42:06     38s] End AAE Lib Loading. (MEM=2404.39 CPU=0:00:00.3 Real=0:00:01.0)
[12/05 00:42:06     38s] End AAE Lib Interpolated Model. (MEM=2404.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:06     38s] First Iteration Infinite Tw... 
[12/05 00:42:06     38s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:42:06     38s] Type 'man IMPESI-3086' for more detail.
[12/05 00:42:06     38s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:42:06     38s] Type 'man IMPESI-3086' for more detail.
[12/05 00:42:06     38s] Total number of fetched objects 1354
[12/05 00:42:06     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:06     38s] End delay calculation. (MEM=2415.46 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:42:06     38s] End delay calculation (fullDC). (MEM=2378.84 CPU=0:00:00.6 REAL=0:00:01.0)
[12/05 00:42:06     38s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2378.8M) ***
[12/05 00:42:06     38s] **INFO: Disable pre-place timing setting for timing analysis
[12/05 00:42:06     38s] Set Using Default Delay Limit as 1000.
[12/05 00:42:06     38s] Set Default Net Delay as 1000 ps.
[12/05 00:42:06     38s] Set Default Net Load as 0.5 pF. 
[12/05 00:42:06     38s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2369.3M
[12/05 00:42:06     38s] Deleted 0 physical inst  (cell - / prefix -).
[12/05 00:42:06     38s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2369.3M
[12/05 00:42:06     38s] INFO: #ExclusiveGroups=0
[12/05 00:42:06     38s] INFO: There are no Exclusive Groups.
[12/05 00:42:06     38s] *** Starting "NanoPlace(TM) placement v#7 (mem=2369.3M)" ...
[12/05 00:42:06     38s] Wait...
[12/05 00:42:07     40s] *** Build Buffered Sizing Timing Model
[12/05 00:42:07     40s] (cpu=0:00:01.5 mem=2377.3M) ***
[12/05 00:42:07     40s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/05 00:42:07     40s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/05 00:42:07     40s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/05 00:42:07     40s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/05 00:42:08     40s] *** Build Virtual Sizing Timing Model
[12/05 00:42:08     40s] (cpu=0:00:01.7 mem=2377.3M) ***
[12/05 00:42:08     40s] No user-set net weight.
[12/05 00:42:08     40s] Net fanout histogram:
[12/05 00:42:08     40s] 2		: 814 (61.2%) nets
[12/05 00:42:08     40s] 3		: 117 (8.8%) nets
[12/05 00:42:08     40s] 4     -	14	: 375 (28.2%) nets
[12/05 00:42:08     40s] 15    -	39	: 18 (1.4%) nets
[12/05 00:42:08     40s] 40    -	79	: 5 (0.4%) nets
[12/05 00:42:08     40s] 80    -	159	: 0 (0.0%) nets
[12/05 00:42:08     40s] 160   -	319	: 1 (0.1%) nets
[12/05 00:42:08     40s] 320   -	639	: 0 (0.0%) nets
[12/05 00:42:08     40s] 640   -	1279	: 0 (0.0%) nets
[12/05 00:42:08     40s] 1280  -	2559	: 0 (0.0%) nets
[12/05 00:42:08     40s] 2560  -	5119	: 0 (0.0%) nets
[12/05 00:42:08     40s] 5120+		: 0 (0.0%) nets
[12/05 00:42:08     40s] no activity file in design. spp won't run.
[12/05 00:42:08     40s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/05 00:42:08     40s] Scan chains were not defined.
[12/05 00:42:08     40s] z: 2, totalTracks: 1
[12/05 00:42:08     40s] z: 4, totalTracks: 1
[12/05 00:42:08     40s] z: 6, totalTracks: 1
[12/05 00:42:08     40s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:42:08     40s] # Building CHIP llgBox search-tree.
[12/05 00:42:08     40s] #std cell=1226 (0 fixed + 1226 movable) #buf cell=11 #inv cell=145 #block=0 (0 floating + 0 preplaced)
[12/05 00:42:08     40s] #ioInst=124 #net=1330 #term=5093 #term/net=3.83, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
[12/05 00:42:08     40s] stdCell: 1226 single + 0 double + 0 multi
[12/05 00:42:08     40s] Total standard cell length = 5.9328 (mm), area = 0.0299 (mm^2)
[12/05 00:42:08     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2377.3M
[12/05 00:42:08     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2377.3M
[12/05 00:42:08     40s] Core basic site is core_5040
[12/05 00:42:08     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2377.3M
[12/05 00:42:08     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2377.3M
[12/05 00:42:08     40s] Use non-trimmed site array because memory saving is not enough.
[12/05 00:42:08     40s] SiteArray: non-trimmed site array dimensions = 563 x 4581
[12/05 00:42:08     40s] SiteArray: use 10,379,264 bytes
[12/05 00:42:08     40s] SiteArray: current memory after site array memory allocation 2387.2M
[12/05 00:42:08     40s] SiteArray: FP blocked sites are writable
[12/05 00:42:08     40s] Estimated cell power/ground rail width = 0.866 um
[12/05 00:42:08     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:42:08     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.043, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.082, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.290, REAL:0.287, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF: Starting pre-place ADS at level 1, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.007, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.010, MEM:2387.2M
[12/05 00:42:08     40s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.011, MEM:2387.2M
[12/05 00:42:08     40s] ADSU 0.007 -> 0.007. site 1397910.850 -> 1397910.850. GS 40.320
[12/05 00:42:08     40s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.070, REAL:0.066, MEM:2387.2M
[12/05 00:42:08     40s] Average module density = 0.007.
[12/05 00:42:08     40s] Density for the design = 0.007.
[12/05 00:42:08     40s]        = stdcell_area 9569 sites (29901 um^2) / alloc_area 1397911 sites (4368192 um^2).
[12/05 00:42:08     40s] Pin Density = 0.001975.
[12/05 00:42:08     40s]             = total # of pins 5093 / total area 2579103.
[12/05 00:42:08     40s] OPERPROF: Starting spMPad at level 1, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF:   Starting spContextMPad at level 2, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2371.2M
[12/05 00:42:08     40s] Initial padding reaches pin density 0.480 for top
[12/05 00:42:08     40s] InitPadU 0.007 -> 0.010 for top
[12/05 00:42:08     40s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2371.2M
[12/05 00:42:08     40s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.022, MEM:2378.3M
[12/05 00:42:08     40s] === lastAutoLevel = 10 
[12/05 00:42:08     40s] OPERPROF: Starting spInitNetWt at level 1, MEM:2378.3M
[12/05 00:42:08     40s] no activity file in design. spp won't run.
[12/05 00:42:08     40s] [spp] 0
[12/05 00:42:08     40s] [adp] 0:1:1:3
[12/05 00:42:08     40s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.174, MEM:2409.4M
[12/05 00:42:08     40s] Clock gating cells determined by native netlist tracing.
[12/05 00:42:08     40s] no activity file in design. spp won't run.
[12/05 00:42:08     40s] no activity file in design. spp won't run.
[12/05 00:42:08     40s] Effort level <high> specified for reg2reg path_group
[12/05 00:42:08     41s] OPERPROF: Starting npMain at level 1, MEM:2412.4M
[12/05 00:42:09     41s] OPERPROF:   Starting npPlace at level 2, MEM:2421.4M
[12/05 00:42:10     41s] Iteration  1: Total net bbox = 2.090e+05 (9.84e+04 1.11e+05)
[12/05 00:42:10     41s]               Est.  stn bbox = 2.244e+05 (1.04e+05 1.20e+05)
[12/05 00:42:10     41s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2449.4M
[12/05 00:42:10     41s] Iteration  2: Total net bbox = 2.090e+05 (9.84e+04 1.11e+05)
[12/05 00:42:10     41s]               Est.  stn bbox = 2.244e+05 (1.04e+05 1.20e+05)
[12/05 00:42:10     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2449.4M
[12/05 00:42:10     41s] exp_mt_sequential is set from setPlaceMode option to 1
[12/05 00:42:10     41s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/05 00:42:10     41s] place_exp_mt_interval set to default 32
[12/05 00:42:10     41s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/05 00:42:10     41s] Iteration  3: Total net bbox = 2.660e+05 (1.27e+05 1.39e+05)
[12/05 00:42:10     41s]               Est.  stn bbox = 3.188e+05 (1.52e+05 1.67e+05)
[12/05 00:42:10     41s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2453.6M
[12/05 00:42:10     41s] Total number of setup views is 1.
[12/05 00:42:10     41s] Total number of active setup views is 1.
[12/05 00:42:10     41s] Active setup views:
[12/05 00:42:10     41s]     av_func_mode_max
[12/05 00:42:10     41s] Iteration  4: Total net bbox = 2.576e+05 (1.24e+05 1.33e+05)
[12/05 00:42:10     41s]               Est.  stn bbox = 3.066e+05 (1.47e+05 1.59e+05)
[12/05 00:42:10     41s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2453.6M
[12/05 00:42:10     41s] Iteration  5: Total net bbox = 2.272e+05 (1.12e+05 1.15e+05)
[12/05 00:42:10     41s]               Est.  stn bbox = 2.614e+05 (1.29e+05 1.33e+05)
[12/05 00:42:10     41s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2453.6M
[12/05 00:42:10     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.570, REAL:0.584, MEM:2453.6M
[12/05 00:42:10     41s] OPERPROF: Finished npMain at level 1, CPU:0.580, REAL:1.589, MEM:2453.6M
[12/05 00:42:10     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2453.6M
[12/05 00:42:10     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:10     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2453.6M
[12/05 00:42:10     41s] OPERPROF: Starting npMain at level 1, MEM:2453.6M
[12/05 00:42:10     41s] OPERPROF:   Starting npPlace at level 2, MEM:2453.6M
[12/05 00:42:11     42s] Iteration  6: Total net bbox = 2.034e+05 (1.01e+05 1.02e+05)
[12/05 00:42:11     42s]               Est.  stn bbox = 2.249e+05 (1.11e+05 1.14e+05)
[12/05 00:42:11     42s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2455.4M
[12/05 00:42:11     42s] OPERPROF:   Finished npPlace at level 2, CPU:0.460, REAL:0.462, MEM:2455.4M
[12/05 00:42:11     42s] OPERPROF: Finished npMain at level 1, CPU:0.480, REAL:0.469, MEM:2455.4M
[12/05 00:42:11     42s] Iteration  7: Total net bbox = 2.041e+05 (1.02e+05 1.02e+05)
[12/05 00:42:11     42s]               Est.  stn bbox = 2.257e+05 (1.12e+05 1.14e+05)
[12/05 00:42:11     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2455.4M
[12/05 00:42:11     42s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:11     42s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:11     42s] Iteration  8: Total net bbox = 2.041e+05 (1.02e+05 1.02e+05)
[12/05 00:42:11     42s]               Est.  stn bbox = 2.257e+05 (1.12e+05 1.14e+05)
[12/05 00:42:11     42s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2455.4M
[12/05 00:42:11     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2455.4M
[12/05 00:42:11     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:11     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2455.4M
[12/05 00:42:11     42s] OPERPROF: Starting npMain at level 1, MEM:2455.4M
[12/05 00:42:11     42s] OPERPROF:   Starting npPlace at level 2, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.510, REAL:0.513, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Finished npMain at level 1, CPU:0.520, REAL:0.519, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2455.4M
[12/05 00:42:12     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:12     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2455.4M
[12/05 00:42:12     43s] Starting Early Global Route rough congestion estimation: mem = 2455.4M
[12/05 00:42:12     43s] (I)       Started Import and model ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Create place DB ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Import place data ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read instances and placement ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Create route DB ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       == Non-default Options ==
[12/05 00:42:12     43s] (I)       Print mode                                         : 2
[12/05 00:42:12     43s] (I)       Stop if highly congested                           : false
[12/05 00:42:12     43s] (I)       Maximum routing layer                              : 6
[12/05 00:42:12     43s] (I)       Assign partition pins                              : false
[12/05 00:42:12     43s] (I)       Support large GCell                                : true
[12/05 00:42:12     43s] (I)       Number of threads                                  : 1
[12/05 00:42:12     43s] (I)       Number of rows per GCell                           : 18
[12/05 00:42:12     43s] (I)       Max num rows per GCell                             : 32
[12/05 00:42:12     43s] (I)       Method to set GCell size                           : row
[12/05 00:42:12     43s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:42:12     43s] (I)       Started Import route data (1T) ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       ============== Pin Summary ==============
[12/05 00:42:12     43s] (I)       +-------+--------+---------+------------+
[12/05 00:42:12     43s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:42:12     43s] (I)       +-------+--------+---------+------------+
[12/05 00:42:12     43s] (I)       |     1 |   5093 |  100.00 |        Pin |
[12/05 00:42:12     43s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:42:12     43s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:42:12     43s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:42:12     43s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:42:12     43s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:42:12     43s] (I)       +-------+--------+---------+------------+
[12/05 00:42:12     43s] (I)       Use row-based GCell size
[12/05 00:42:12     43s] (I)       Use row-based GCell align
[12/05 00:42:12     43s] (I)       GCell unit size   : 5040
[12/05 00:42:12     43s] (I)       GCell multiplier  : 18
[12/05 00:42:12     43s] (I)       GCell row height  : 5040
[12/05 00:42:12     43s] (I)       Actual row height : 5040
[12/05 00:42:12     43s] (I)       GCell align ref   : 240560 240800
[12/05 00:42:12     43s] [NR-eGR] Track table information for default rule: 
[12/05 00:42:12     43s] [NR-eGR] metal1 has no routable track
[12/05 00:42:12     43s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:42:12     43s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:42:12     43s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:42:12     43s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:42:12     43s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:42:12     43s] (I)       =================== Default via ====================
[12/05 00:42:12     43s] (I)       +---+------------------+---------------------------+
[12/05 00:42:12     43s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:42:12     43s] (I)       +---+------------------+---------------------------+
[12/05 00:42:12     43s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:42:12     43s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:42:12     43s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:42:12     43s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:42:12     43s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:42:12     43s] (I)       +---+------------------+---------------------------+
[12/05 00:42:12     43s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read routing blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read instance blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read PG blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] Read 55439 PG shapes
[12/05 00:42:12     43s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read boundary cut boxes ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:42:12     43s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:42:12     43s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:42:12     43s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:42:12     43s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:42:12     43s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read blackboxes ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:42:12     43s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read prerouted ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:42:12     43s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read unlegalized nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:42:12     43s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Set up via pillars ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       early_global_route_priority property id does not exist.
[12/05 00:42:12     43s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Model blockages into capacity
[12/05 00:42:12     43s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:42:12     43s] (I)       Started Initialize 3D capacity ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:42:12     43s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:42:12     43s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:42:12     43s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:42:12     43s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:42:12     43s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       -- layer congestion ratio --
[12/05 00:42:12     43s] (I)       Layer 1 : 0.100000
[12/05 00:42:12     43s] (I)       Layer 2 : 0.700000
[12/05 00:42:12     43s] (I)       Layer 3 : 0.700000
[12/05 00:42:12     43s] (I)       Layer 4 : 0.700000
[12/05 00:42:12     43s] (I)       Layer 5 : 0.700000
[12/05 00:42:12     43s] (I)       Layer 6 : 0.700000
[12/05 00:42:12     43s] (I)       ----------------------------
[12/05 00:42:12     43s] (I)       Number of ignored nets                =      0
[12/05 00:42:12     43s] (I)       Number of connected nets              =      0
[12/05 00:42:12     43s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:42:12     43s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:42:12     43s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:42:12     43s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Read aux data ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Others data preparation ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:42:12     43s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Create route kernel ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Ndr track 0 does not exist
[12/05 00:42:12     43s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:42:12     43s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:42:12     43s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:42:12     43s] (I)       Site width          :   620  (dbu)
[12/05 00:42:12     43s] (I)       Row height          :  5040  (dbu)
[12/05 00:42:12     43s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:42:12     43s] (I)       GCell width         : 90720  (dbu)
[12/05 00:42:12     43s] (I)       GCell height        : 90720  (dbu)
[12/05 00:42:12     43s] (I)       Grid                :    37    37     6
[12/05 00:42:12     43s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:42:12     43s] (I)       Vertical capacity   :     0 90720     0 90720     0 90720
[12/05 00:42:12     43s] (I)       Horizontal capacity :     0     0 90720     0 90720     0
[12/05 00:42:12     43s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:42:12     43s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:42:12     43s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:42:12     43s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:42:12     43s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:42:12     43s] (I)       Num tracks per GCell: 189.00 146.32 162.00 146.32 162.00 36.58
[12/05 00:42:12     43s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:42:12     43s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:42:12     43s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:42:12     43s] (I)       --------------------------------------------------------
[12/05 00:42:12     43s] 
[12/05 00:42:12     43s] [NR-eGR] ============ Routing rule table ============
[12/05 00:42:12     43s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:42:12     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:42:12     43s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:42:12     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:12     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:12     43s] [NR-eGR] ========================================
[12/05 00:42:12     43s] [NR-eGR] 
[12/05 00:42:12     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:42:12     43s] (I)       blocked tracks on layer2 : = 68590 / 198209 (34.60%)
[12/05 00:42:12     43s] (I)       blocked tracks on layer3 : = 73493 / 219262 (33.52%)
[12/05 00:42:12     43s] (I)       blocked tracks on layer4 : = 31418 / 198209 (15.85%)
[12/05 00:42:12     43s] (I)       blocked tracks on layer5 : = 32012 / 219262 (14.60%)
[12/05 00:42:12     43s] (I)       blocked tracks on layer6 : = 8056 / 49506 (16.27%)
[12/05 00:42:12     43s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Reset routing kernel
[12/05 00:42:12     43s] (I)       Started Initialization ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       numLocalWires=5527  numGlobalNetBranches=1704  numLocalNetBranches=1069
[12/05 00:42:12     43s] (I)       totalPins=4919  totalGlobalPin=1533 (31.16%)
[12/05 00:42:12     43s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Generate topology ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       total 2D Cap : 695176 = (342697 H, 352479 V)
[12/05 00:42:12     43s] (I)       
[12/05 00:42:12     43s] (I)       ============  Phase 1a Route ============
[12/05 00:42:12     43s] (I)       Started Phase 1a ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Pattern routing (1T) ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:42:12     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Usage: 2576 = (1275 H, 1301 V) = (0.37% H, 0.37% V) = (1.157e+05um H, 1.180e+05um V)
[12/05 00:42:12     43s] (I)       Started Add via demand to 2D ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       
[12/05 00:42:12     43s] (I)       ============  Phase 1b Route ============
[12/05 00:42:12     43s] (I)       Started Phase 1b ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Usage: 2576 = (1275 H, 1301 V) = (0.37% H, 0.37% V) = (1.157e+05um H, 1.180e+05um V)
[12/05 00:42:12     43s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 00:42:12     43s] 
[12/05 00:42:12     43s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] (I)       Started Export 2D cong map ( Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:42:12     43s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:12     43s] Finished Early Global Route rough congestion estimation: mem = 2455.4M
[12/05 00:42:12     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.031, MEM:2455.4M
[12/05 00:42:12     43s] earlyGlobalRoute rough estimation gcell size 18 row height
[12/05 00:42:12     43s] OPERPROF: Starting CDPad at level 1, MEM:2455.4M
[12/05 00:42:12     43s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=90.720
[12/05 00:42:12     43s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.049, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Starting npMain at level 1, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF:   Starting npPlace at level 2, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.108, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:0.114, MEM:2455.4M
[12/05 00:42:12     43s] Global placement CDP skipped at cutLevel 9.
[12/05 00:42:12     43s] Iteration  9: Total net bbox = 2.180e+05 (1.07e+05 1.11e+05)
[12/05 00:42:12     43s]               Est.  stn bbox = 2.403e+05 (1.17e+05 1.23e+05)
[12/05 00:42:12     43s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2455.4M
[12/05 00:42:12     43s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:12     43s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:12     43s] Iteration 10: Total net bbox = 2.180e+05 (1.07e+05 1.11e+05)
[12/05 00:42:12     43s]               Est.  stn bbox = 2.403e+05 (1.17e+05 1.23e+05)
[12/05 00:42:12     43s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2455.4M
[12/05 00:42:12     43s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2455.4M
[12/05 00:42:12     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:12     43s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF: Starting npMain at level 1, MEM:2455.4M
[12/05 00:42:12     43s] OPERPROF:   Starting npPlace at level 2, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.872, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF: Finished npMain at level 1, CPU:0.870, REAL:0.880, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2455.4M
[12/05 00:42:13     44s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:13     44s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2455.4M
[12/05 00:42:13     44s] Starting Early Global Route rough congestion estimation: mem = 2455.4M
[12/05 00:42:13     44s] (I)       Started Import and model ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Create place DB ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Import place data ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read instances and placement ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Create route DB ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       == Non-default Options ==
[12/05 00:42:13     44s] (I)       Print mode                                         : 2
[12/05 00:42:13     44s] (I)       Stop if highly congested                           : false
[12/05 00:42:13     44s] (I)       Maximum routing layer                              : 6
[12/05 00:42:13     44s] (I)       Assign partition pins                              : false
[12/05 00:42:13     44s] (I)       Support large GCell                                : true
[12/05 00:42:13     44s] (I)       Number of threads                                  : 1
[12/05 00:42:13     44s] (I)       Number of rows per GCell                           : 9
[12/05 00:42:13     44s] (I)       Max num rows per GCell                             : 32
[12/05 00:42:13     44s] (I)       Method to set GCell size                           : row
[12/05 00:42:13     44s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:42:13     44s] (I)       Started Import route data (1T) ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       ============== Pin Summary ==============
[12/05 00:42:13     44s] (I)       +-------+--------+---------+------------+
[12/05 00:42:13     44s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:42:13     44s] (I)       +-------+--------+---------+------------+
[12/05 00:42:13     44s] (I)       |     1 |   5093 |  100.00 |        Pin |
[12/05 00:42:13     44s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:42:13     44s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:42:13     44s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:42:13     44s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:42:13     44s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:42:13     44s] (I)       +-------+--------+---------+------------+
[12/05 00:42:13     44s] (I)       Use row-based GCell size
[12/05 00:42:13     44s] (I)       Use row-based GCell align
[12/05 00:42:13     44s] (I)       GCell unit size   : 5040
[12/05 00:42:13     44s] (I)       GCell multiplier  : 9
[12/05 00:42:13     44s] (I)       GCell row height  : 5040
[12/05 00:42:13     44s] (I)       Actual row height : 5040
[12/05 00:42:13     44s] (I)       GCell align ref   : 240560 240800
[12/05 00:42:13     44s] [NR-eGR] Track table information for default rule: 
[12/05 00:42:13     44s] [NR-eGR] metal1 has no routable track
[12/05 00:42:13     44s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:42:13     44s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:42:13     44s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:42:13     44s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:42:13     44s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:42:13     44s] (I)       =================== Default via ====================
[12/05 00:42:13     44s] (I)       +---+------------------+---------------------------+
[12/05 00:42:13     44s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:42:13     44s] (I)       +---+------------------+---------------------------+
[12/05 00:42:13     44s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:42:13     44s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:42:13     44s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:42:13     44s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:42:13     44s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:42:13     44s] (I)       +---+------------------+---------------------------+
[12/05 00:42:13     44s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read routing blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read instance blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read PG blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] Read 55439 PG shapes
[12/05 00:42:13     44s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read boundary cut boxes ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:42:13     44s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:42:13     44s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:42:13     44s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:42:13     44s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:42:13     44s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read blackboxes ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:42:13     44s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read prerouted ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:42:13     44s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read unlegalized nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read nets ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:42:13     44s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Set up via pillars ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       early_global_route_priority property id does not exist.
[12/05 00:42:13     44s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Model blockages into capacity
[12/05 00:42:13     44s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:42:13     44s] (I)       Started Initialize 3D capacity ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:42:13     44s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:42:13     44s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:42:13     44s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:42:13     44s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:42:13     44s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       -- layer congestion ratio --
[12/05 00:42:13     44s] (I)       Layer 1 : 0.100000
[12/05 00:42:13     44s] (I)       Layer 2 : 0.700000
[12/05 00:42:13     44s] (I)       Layer 3 : 0.700000
[12/05 00:42:13     44s] (I)       Layer 4 : 0.700000
[12/05 00:42:13     44s] (I)       Layer 5 : 0.700000
[12/05 00:42:13     44s] (I)       Layer 6 : 0.700000
[12/05 00:42:13     44s] (I)       ----------------------------
[12/05 00:42:13     44s] (I)       Number of ignored nets                =      0
[12/05 00:42:13     44s] (I)       Number of connected nets              =      0
[12/05 00:42:13     44s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:42:13     44s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:42:13     44s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:42:13     44s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Read aux data ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Others data preparation ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:42:13     44s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Create route kernel ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Ndr track 0 does not exist
[12/05 00:42:13     44s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:42:13     44s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:42:13     44s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:42:13     44s] (I)       Site width          :   620  (dbu)
[12/05 00:42:13     44s] (I)       Row height          :  5040  (dbu)
[12/05 00:42:13     44s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:42:13     44s] (I)       GCell width         : 45360  (dbu)
[12/05 00:42:13     44s] (I)       GCell height        : 45360  (dbu)
[12/05 00:42:13     44s] (I)       Grid                :    74    74     6
[12/05 00:42:13     44s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:42:13     44s] (I)       Vertical capacity   :     0 45360     0 45360     0 45360
[12/05 00:42:13     44s] (I)       Horizontal capacity :     0     0 45360     0 45360     0
[12/05 00:42:13     44s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:42:13     44s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:42:13     44s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:42:13     44s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:42:13     44s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:42:13     44s] (I)       Num tracks per GCell: 94.50 73.16 81.00 73.16 81.00 18.29
[12/05 00:42:13     44s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:42:13     44s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:42:13     44s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:42:13     44s] (I)       --------------------------------------------------------
[12/05 00:42:13     44s] 
[12/05 00:42:13     44s] [NR-eGR] ============ Routing rule table ============
[12/05 00:42:13     44s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:42:13     44s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:42:13     44s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:42:13     44s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:13     44s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:13     44s] [NR-eGR] ========================================
[12/05 00:42:13     44s] [NR-eGR] 
[12/05 00:42:13     44s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:42:13     44s] (I)       blocked tracks on layer2 : = 134239 / 396418 (33.86%)
[12/05 00:42:13     44s] (I)       blocked tracks on layer3 : = 145781 / 438524 (33.24%)
[12/05 00:42:13     44s] (I)       blocked tracks on layer4 : = 59744 / 396418 (15.07%)
[12/05 00:42:13     44s] (I)       blocked tracks on layer5 : = 63116 / 438524 (14.39%)
[12/05 00:42:13     44s] (I)       blocked tracks on layer6 : = 15196 / 99012 (15.35%)
[12/05 00:42:13     44s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Reset routing kernel
[12/05 00:42:13     44s] (I)       Started Initialization ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       numLocalWires=4375  numGlobalNetBranches=1561  numLocalNetBranches=635
[12/05 00:42:13     44s] (I)       totalPins=4919  totalGlobalPin=2286 (46.47%)
[12/05 00:42:13     44s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Generate topology ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       total 2D Cap : 1400453 = (690292 H, 710161 V)
[12/05 00:42:13     44s] (I)       
[12/05 00:42:13     44s] (I)       ============  Phase 1a Route ============
[12/05 00:42:13     44s] (I)       Started Phase 1a ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Pattern routing (1T) ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/05 00:42:13     44s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Usage: 5189 = (2532 H, 2657 V) = (0.37% H, 0.37% V) = (1.149e+05um H, 1.205e+05um V)
[12/05 00:42:13     44s] (I)       Started Add via demand to 2D ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       
[12/05 00:42:13     44s] (I)       ============  Phase 1b Route ============
[12/05 00:42:13     44s] (I)       Started Phase 1b ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Usage: 5189 = (2532 H, 2657 V) = (0.37% H, 0.37% V) = (1.149e+05um H, 1.205e+05um V)
[12/05 00:42:13     44s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 00:42:13     44s] 
[12/05 00:42:13     44s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] (I)       Started Export 2D cong map ( Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:42:13     44s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.37 MB )
[12/05 00:42:13     44s] Finished Early Global Route rough congestion estimation: mem = 2455.4M
[12/05 00:42:13     44s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.038, MEM:2455.4M
[12/05 00:42:13     44s] earlyGlobalRoute rough estimation gcell size 9 row height
[12/05 00:42:13     44s] OPERPROF: Starting CDPad at level 1, MEM:2455.4M
[12/05 00:42:13     44s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=45.360
[12/05 00:42:13     44s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.059, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF: Starting npMain at level 1, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF:   Starting npPlace at level 2, MEM:2455.4M
[12/05 00:42:13     44s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.109, MEM:2456.4M
[12/05 00:42:13     44s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:0.115, MEM:2456.4M
[12/05 00:42:13     44s] Global placement CDP skipped at cutLevel 11.
[12/05 00:42:13     44s] Iteration 11: Total net bbox = 2.244e+05 (1.11e+05 1.14e+05)
[12/05 00:42:13     44s]               Est.  stn bbox = 2.469e+05 (1.21e+05 1.26e+05)
[12/05 00:42:13     44s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2456.4M
[12/05 00:42:13     45s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:14     45s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:14     45s] Iteration 12: Total net bbox = 2.244e+05 (1.11e+05 1.14e+05)
[12/05 00:42:14     45s]               Est.  stn bbox = 2.469e+05 (1.21e+05 1.26e+05)
[12/05 00:42:14     45s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2456.4M
[12/05 00:42:14     45s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2456.4M
[12/05 00:42:14     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:14     45s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2456.4M
[12/05 00:42:14     45s] OPERPROF: Starting npMain at level 1, MEM:2456.4M
[12/05 00:42:14     45s] OPERPROF:   Starting npPlace at level 2, MEM:2456.4M
[12/05 00:42:14     45s] OPERPROF:   Finished npPlace at level 2, CPU:0.750, REAL:0.749, MEM:2459.8M
[12/05 00:42:14     45s] OPERPROF: Finished npMain at level 1, CPU:0.760, REAL:0.756, MEM:2459.8M
[12/05 00:42:14     45s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2459.8M
[12/05 00:42:14     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:14     45s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2459.8M
[12/05 00:42:14     45s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2459.8M
[12/05 00:42:14     45s] Starting Early Global Route rough congestion estimation: mem = 2459.8M
[12/05 00:42:14     45s] (I)       Started Import and model ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Create place DB ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Import place data ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Read instances and placement ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Read nets ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Create route DB ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       == Non-default Options ==
[12/05 00:42:14     45s] (I)       Print mode                                         : 2
[12/05 00:42:14     45s] (I)       Stop if highly congested                           : false
[12/05 00:42:14     45s] (I)       Maximum routing layer                              : 6
[12/05 00:42:14     45s] (I)       Assign partition pins                              : false
[12/05 00:42:14     45s] (I)       Support large GCell                                : true
[12/05 00:42:14     45s] (I)       Number of threads                                  : 1
[12/05 00:42:14     45s] (I)       Number of rows per GCell                           : 5
[12/05 00:42:14     45s] (I)       Max num rows per GCell                             : 32
[12/05 00:42:14     45s] (I)       Method to set GCell size                           : row
[12/05 00:42:14     45s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:42:14     45s] (I)       Started Import route data (1T) ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       ============== Pin Summary ==============
[12/05 00:42:14     45s] (I)       +-------+--------+---------+------------+
[12/05 00:42:14     45s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:42:14     45s] (I)       +-------+--------+---------+------------+
[12/05 00:42:14     45s] (I)       |     1 |   5093 |  100.00 |        Pin |
[12/05 00:42:14     45s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:42:14     45s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:42:14     45s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:42:14     45s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:42:14     45s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:42:14     45s] (I)       +-------+--------+---------+------------+
[12/05 00:42:14     45s] (I)       Use row-based GCell size
[12/05 00:42:14     45s] (I)       Use row-based GCell align
[12/05 00:42:14     45s] (I)       GCell unit size   : 5040
[12/05 00:42:14     45s] (I)       GCell multiplier  : 5
[12/05 00:42:14     45s] (I)       GCell row height  : 5040
[12/05 00:42:14     45s] (I)       Actual row height : 5040
[12/05 00:42:14     45s] (I)       GCell align ref   : 240560 240800
[12/05 00:42:14     45s] [NR-eGR] Track table information for default rule: 
[12/05 00:42:14     45s] [NR-eGR] metal1 has no routable track
[12/05 00:42:14     45s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:42:14     45s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:42:14     45s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:42:14     45s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:42:14     45s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:42:14     45s] (I)       =================== Default via ====================
[12/05 00:42:14     45s] (I)       +---+------------------+---------------------------+
[12/05 00:42:14     45s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:42:14     45s] (I)       +---+------------------+---------------------------+
[12/05 00:42:14     45s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:42:14     45s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:42:14     45s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:42:14     45s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:42:14     45s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:42:14     45s] (I)       +---+------------------+---------------------------+
[12/05 00:42:14     45s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Read routing blockages ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     45s] (I)       Started Read instance blockages ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read PG blockages ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] [NR-eGR] Read 55439 PG shapes
[12/05 00:42:14     46s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read boundary cut boxes ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:42:14     46s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:42:14     46s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:42:14     46s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:42:14     46s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:42:14     46s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read blackboxes ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:42:14     46s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read prerouted ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:42:14     46s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read unlegalized nets ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Read nets ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:42:14     46s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Started Set up via pillars ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       early_global_route_priority property id does not exist.
[12/05 00:42:14     46s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Model blockages into capacity
[12/05 00:42:14     46s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:42:14     46s] (I)       Started Initialize 3D capacity ( Curr Mem: 2459.78 MB )
[12/05 00:42:14     46s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:42:14     46s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:42:14     46s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:42:15     46s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:42:15     46s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:42:15     46s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       -- layer congestion ratio --
[12/05 00:42:15     46s] (I)       Layer 1 : 0.100000
[12/05 00:42:15     46s] (I)       Layer 2 : 0.700000
[12/05 00:42:15     46s] (I)       Layer 3 : 0.700000
[12/05 00:42:15     46s] (I)       Layer 4 : 0.700000
[12/05 00:42:15     46s] (I)       Layer 5 : 0.700000
[12/05 00:42:15     46s] (I)       Layer 6 : 0.700000
[12/05 00:42:15     46s] (I)       ----------------------------
[12/05 00:42:15     46s] (I)       Number of ignored nets                =      0
[12/05 00:42:15     46s] (I)       Number of connected nets              =      0
[12/05 00:42:15     46s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:42:15     46s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:42:15     46s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:42:15     46s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Read aux data ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Others data preparation ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:42:15     46s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Create route kernel ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Ndr track 0 does not exist
[12/05 00:42:15     46s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:42:15     46s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:42:15     46s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:42:15     46s] (I)       Site width          :   620  (dbu)
[12/05 00:42:15     46s] (I)       Row height          :  5040  (dbu)
[12/05 00:42:15     46s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:42:15     46s] (I)       GCell width         : 25200  (dbu)
[12/05 00:42:15     46s] (I)       GCell height        : 25200  (dbu)
[12/05 00:42:15     46s] (I)       Grid                :   132   132     6
[12/05 00:42:15     46s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:42:15     46s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200
[12/05 00:42:15     46s] (I)       Horizontal capacity :     0     0 25200     0 25200     0
[12/05 00:42:15     46s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:42:15     46s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:42:15     46s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:42:15     46s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:42:15     46s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:42:15     46s] (I)       Num tracks per GCell: 52.50 40.65 45.00 40.65 45.00 10.16
[12/05 00:42:15     46s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:42:15     46s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:42:15     46s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:42:15     46s] (I)       --------------------------------------------------------
[12/05 00:42:15     46s] 
[12/05 00:42:15     46s] [NR-eGR] ============ Routing rule table ============
[12/05 00:42:15     46s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:42:15     46s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:42:15     46s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:42:15     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:15     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:15     46s] [NR-eGR] ========================================
[12/05 00:42:15     46s] [NR-eGR] 
[12/05 00:42:15     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:42:15     46s] (I)       blocked tracks on layer2 : = 231700 / 707124 (32.77%)
[12/05 00:42:15     46s] (I)       blocked tracks on layer3 : = 253514 / 782232 (32.41%)
[12/05 00:42:15     46s] (I)       blocked tracks on layer4 : = 95805 / 707124 (13.55%)
[12/05 00:42:15     46s] (I)       blocked tracks on layer5 : = 103475 / 782232 (13.23%)
[12/05 00:42:15     46s] (I)       blocked tracks on layer6 : = 24357 / 176616 (13.79%)
[12/05 00:42:15     46s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Reset routing kernel
[12/05 00:42:15     46s] (I)       Started Initialization ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       numLocalWires=3264  numGlobalNetBranches=1226  numLocalNetBranches=415
[12/05 00:42:15     46s] (I)       totalPins=4919  totalGlobalPin=2947 (59.91%)
[12/05 00:42:15     46s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Generate topology ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       total 2D Cap : 2502230 = (1233693 H, 1268537 V)
[12/05 00:42:15     46s] (I)       
[12/05 00:42:15     46s] (I)       ============  Phase 1a Route ============
[12/05 00:42:15     46s] (I)       Started Phase 1a ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Pattern routing (1T) ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:42:15     46s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Usage: 9338 = (4632 H, 4706 V) = (0.38% H, 0.37% V) = (1.167e+05um H, 1.186e+05um V)
[12/05 00:42:15     46s] (I)       Started Add via demand to 2D ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       
[12/05 00:42:15     46s] (I)       ============  Phase 1b Route ============
[12/05 00:42:15     46s] (I)       Started Phase 1b ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Usage: 9338 = (4632 H, 4706 V) = (0.38% H, 0.37% V) = (1.167e+05um H, 1.186e+05um V)
[12/05 00:42:15     46s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 00:42:15     46s] 
[12/05 00:42:15     46s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] (I)       Started Export 2D cong map ( Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:42:15     46s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2459.78 MB )
[12/05 00:42:15     46s] Finished Early Global Route rough congestion estimation: mem = 2459.8M
[12/05 00:42:15     46s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.049, MEM:2459.8M
[12/05 00:42:15     46s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/05 00:42:15     46s] OPERPROF: Starting CDPad at level 1, MEM:2459.8M
[12/05 00:42:15     46s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=25.200
[12/05 00:42:15     46s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.081, MEM:2459.8M
[12/05 00:42:15     46s] OPERPROF: Starting npMain at level 1, MEM:2459.8M
[12/05 00:42:15     46s] OPERPROF:   Starting npPlace at level 2, MEM:2459.8M
[12/05 00:42:15     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.109, MEM:2464.2M
[12/05 00:42:15     46s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:0.115, MEM:2464.2M
[12/05 00:42:15     46s] Global placement CDP skipped at cutLevel 13.
[12/05 00:42:15     46s] Iteration 13: Total net bbox = 2.254e+05 (1.12e+05 1.13e+05)
[12/05 00:42:15     46s]               Est.  stn bbox = 2.476e+05 (1.23e+05 1.25e+05)
[12/05 00:42:15     46s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2464.2M
[12/05 00:42:15     46s] Iteration 14: Total net bbox = 2.254e+05 (1.12e+05 1.13e+05)
[12/05 00:42:15     46s]               Est.  stn bbox = 2.476e+05 (1.23e+05 1.25e+05)
[12/05 00:42:15     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2464.2M
[12/05 00:42:15     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2464.2M
[12/05 00:42:15     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:15     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2464.2M
[12/05 00:42:15     46s] OPERPROF: Starting npMain at level 1, MEM:2464.2M
[12/05 00:42:15     46s] OPERPROF:   Starting npPlace at level 2, MEM:2464.2M
[12/05 00:42:15     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.700, REAL:0.697, MEM:2468.6M
[12/05 00:42:15     46s] OPERPROF: Finished npMain at level 1, CPU:0.700, REAL:0.703, MEM:2468.6M
[12/05 00:42:15     46s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2468.6M
[12/05 00:42:15     46s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:15     46s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2468.6M
[12/05 00:42:15     46s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2468.6M
[12/05 00:42:15     46s] Starting Early Global Route rough congestion estimation: mem = 2468.6M
[12/05 00:42:15     46s] (I)       Started Import and model ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Create place DB ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Import place data ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read instances and placement ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read nets ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Create route DB ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       == Non-default Options ==
[12/05 00:42:15     46s] (I)       Print mode                                         : 2
[12/05 00:42:15     46s] (I)       Stop if highly congested                           : false
[12/05 00:42:15     46s] (I)       Maximum routing layer                              : 6
[12/05 00:42:15     46s] (I)       Assign partition pins                              : false
[12/05 00:42:15     46s] (I)       Support large GCell                                : true
[12/05 00:42:15     46s] (I)       Number of threads                                  : 1
[12/05 00:42:15     46s] (I)       Number of rows per GCell                           : 3
[12/05 00:42:15     46s] (I)       Max num rows per GCell                             : 32
[12/05 00:42:15     46s] (I)       Method to set GCell size                           : row
[12/05 00:42:15     46s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:42:15     46s] (I)       Started Import route data (1T) ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       ============== Pin Summary ==============
[12/05 00:42:15     46s] (I)       +-------+--------+---------+------------+
[12/05 00:42:15     46s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:42:15     46s] (I)       +-------+--------+---------+------------+
[12/05 00:42:15     46s] (I)       |     1 |   5093 |  100.00 |        Pin |
[12/05 00:42:15     46s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:42:15     46s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:42:15     46s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:42:15     46s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:42:15     46s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:42:15     46s] (I)       +-------+--------+---------+------------+
[12/05 00:42:15     46s] (I)       Use row-based GCell size
[12/05 00:42:15     46s] (I)       Use row-based GCell align
[12/05 00:42:15     46s] (I)       GCell unit size   : 5040
[12/05 00:42:15     46s] (I)       GCell multiplier  : 3
[12/05 00:42:15     46s] (I)       GCell row height  : 5040
[12/05 00:42:15     46s] (I)       Actual row height : 5040
[12/05 00:42:15     46s] (I)       GCell align ref   : 240560 240800
[12/05 00:42:15     46s] [NR-eGR] Track table information for default rule: 
[12/05 00:42:15     46s] [NR-eGR] metal1 has no routable track
[12/05 00:42:15     46s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:42:15     46s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:42:15     46s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:42:15     46s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:42:15     46s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:42:15     46s] (I)       =================== Default via ====================
[12/05 00:42:15     46s] (I)       +---+------------------+---------------------------+
[12/05 00:42:15     46s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:42:15     46s] (I)       +---+------------------+---------------------------+
[12/05 00:42:15     46s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:42:15     46s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:42:15     46s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:42:15     46s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:42:15     46s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:42:15     46s] (I)       +---+------------------+---------------------------+
[12/05 00:42:15     46s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read routing blockages ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read instance blockages ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read PG blockages ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] [NR-eGR] Read 55439 PG shapes
[12/05 00:42:15     46s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read boundary cut boxes ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:42:15     46s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:42:15     46s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:42:15     46s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:42:15     46s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:42:15     46s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read blackboxes ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:42:15     46s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read prerouted ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:42:15     46s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read unlegalized nets ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Read nets ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:42:15     46s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Started Set up via pillars ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       early_global_route_priority property id does not exist.
[12/05 00:42:15     46s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Model blockages into capacity
[12/05 00:42:15     46s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:42:15     46s] (I)       Started Initialize 3D capacity ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     46s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:42:15     46s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:42:15     47s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:42:15     47s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:42:15     47s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:42:15     47s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       -- layer congestion ratio --
[12/05 00:42:15     47s] (I)       Layer 1 : 0.100000
[12/05 00:42:15     47s] (I)       Layer 2 : 0.700000
[12/05 00:42:15     47s] (I)       Layer 3 : 0.700000
[12/05 00:42:15     47s] (I)       Layer 4 : 0.700000
[12/05 00:42:15     47s] (I)       Layer 5 : 0.700000
[12/05 00:42:15     47s] (I)       Layer 6 : 0.700000
[12/05 00:42:15     47s] (I)       ----------------------------
[12/05 00:42:15     47s] (I)       Number of ignored nets                =      0
[12/05 00:42:15     47s] (I)       Number of connected nets              =      0
[12/05 00:42:15     47s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:42:15     47s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:42:15     47s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:42:15     47s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Started Read aux data ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Started Others data preparation ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:42:15     47s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Started Create route kernel ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Ndr track 0 does not exist
[12/05 00:42:15     47s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:42:15     47s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:42:15     47s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:42:15     47s] (I)       Site width          :   620  (dbu)
[12/05 00:42:15     47s] (I)       Row height          :  5040  (dbu)
[12/05 00:42:15     47s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:42:15     47s] (I)       GCell width         : 15120  (dbu)
[12/05 00:42:15     47s] (I)       GCell height        : 15120  (dbu)
[12/05 00:42:15     47s] (I)       Grid                :   220   220     6
[12/05 00:42:15     47s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:42:15     47s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/05 00:42:15     47s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/05 00:42:15     47s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:42:15     47s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:42:15     47s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:42:15     47s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:42:15     47s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:42:15     47s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/05 00:42:15     47s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:42:15     47s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:42:15     47s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:42:15     47s] (I)       --------------------------------------------------------
[12/05 00:42:15     47s] 
[12/05 00:42:15     47s] [NR-eGR] ============ Routing rule table ============
[12/05 00:42:15     47s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:42:15     47s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:42:15     47s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:42:15     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:15     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:15     47s] [NR-eGR] ========================================
[12/05 00:42:15     47s] [NR-eGR] 
[12/05 00:42:15     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:42:15     47s] (I)       blocked tracks on layer2 : = 375918 / 1178540 (31.90%)
[12/05 00:42:15     47s] (I)       blocked tracks on layer3 : = 411504 / 1303720 (31.56%)
[12/05 00:42:15     47s] (I)       blocked tracks on layer4 : = 149382 / 1178540 (12.68%)
[12/05 00:42:15     47s] (I)       blocked tracks on layer5 : = 161681 / 1303720 (12.40%)
[12/05 00:42:15     47s] (I)       blocked tracks on layer6 : = 37963 / 294360 (12.90%)
[12/05 00:42:15     47s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Reset routing kernel
[12/05 00:42:15     47s] (I)       Started Initialization ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       numLocalWires=1938  numGlobalNetBranches=777  numLocalNetBranches=200
[12/05 00:42:15     47s] (I)       totalPins=4919  totalGlobalPin=3766 (76.56%)
[12/05 00:42:15     47s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Started Generate topology ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       total 2D Cap : 4184679 = (2062594 H, 2122085 V)
[12/05 00:42:15     47s] (I)       
[12/05 00:42:15     47s] (I)       ============  Phase 1a Route ============
[12/05 00:42:15     47s] (I)       Started Phase 1a ( Curr Mem: 2468.61 MB )
[12/05 00:42:15     47s] (I)       Started Pattern routing (1T) ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:42:16     47s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Usage: 15925 = (7950 H, 7975 V) = (0.39% H, 0.38% V) = (1.202e+05um H, 1.206e+05um V)
[12/05 00:42:16     47s] (I)       Started Add via demand to 2D ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       
[12/05 00:42:16     47s] (I)       ============  Phase 1b Route ============
[12/05 00:42:16     47s] (I)       Started Phase 1b ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Usage: 15925 = (7950 H, 7975 V) = (0.39% H, 0.38% V) = (1.202e+05um H, 1.206e+05um V)
[12/05 00:42:16     47s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/05 00:42:16     47s] 
[12/05 00:42:16     47s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] (I)       Started Export 2D cong map ( Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:42:16     47s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.61 MB )
[12/05 00:42:16     47s] Finished Early Global Route rough congestion estimation: mem = 2468.6M
[12/05 00:42:16     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.073, MEM:2468.6M
[12/05 00:42:16     47s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/05 00:42:16     47s] OPERPROF: Starting CDPad at level 1, MEM:2468.6M
[12/05 00:42:16     47s] CDPadU 0.010 -> 0.010. R=0.007, N=1226, GS=15.120
[12/05 00:42:16     47s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.133, MEM:2468.6M
[12/05 00:42:16     47s] OPERPROF: Starting npMain at level 1, MEM:2468.6M
[12/05 00:42:16     47s] OPERPROF:   Starting npPlace at level 2, MEM:2468.6M
[12/05 00:42:16     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.120, MEM:2481.5M
[12/05 00:42:16     47s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.126, MEM:2476.5M
[12/05 00:42:16     47s] Global placement CDP skipped at cutLevel 15.
[12/05 00:42:16     47s] Iteration 15: Total net bbox = 2.282e+05 (1.14e+05 1.14e+05)
[12/05 00:42:16     47s]               Est.  stn bbox = 2.506e+05 (1.25e+05 1.26e+05)
[12/05 00:42:16     47s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2476.5M
[12/05 00:42:16     47s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:16     47s] nrCritNet: 0.00% ( 0 / 1330 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/05 00:42:16     47s] Iteration 16: Total net bbox = 2.282e+05 (1.14e+05 1.14e+05)
[12/05 00:42:16     47s]               Est.  stn bbox = 2.506e+05 (1.25e+05 1.26e+05)
[12/05 00:42:16     47s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2476.5M
[12/05 00:42:16     47s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2476.5M
[12/05 00:42:16     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/05 00:42:16     47s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2476.5M
[12/05 00:42:16     47s] OPERPROF: Starting npMain at level 1, MEM:2476.5M
[12/05 00:42:16     47s] OPERPROF:   Starting npPlace at level 2, MEM:2476.5M
[12/05 00:42:19     50s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2482.9M
[12/05 00:42:19     50s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.020, REAL:0.018, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:   Finished npPlace at level 2, CPU:2.500, REAL:2.517, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF: Finished npMain at level 1, CPU:2.520, REAL:2.525, MEM:2494.9M
[12/05 00:42:19     50s] Iteration 17: Total net bbox = 2.299e+05 (1.15e+05 1.15e+05)
[12/05 00:42:19     50s]               Est.  stn bbox = 2.524e+05 (1.25e+05 1.27e+05)
[12/05 00:42:19     50s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 2494.9M
[12/05 00:42:19     50s] Iteration 18: Total net bbox = 2.299e+05 (1.15e+05 1.15e+05)
[12/05 00:42:19     50s]               Est.  stn bbox = 2.524e+05 (1.25e+05 1.27e+05)
[12/05 00:42:19     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2494.9M
[12/05 00:42:19     50s] [adp] clock
[12/05 00:42:19     50s] [adp] weight, nr nets, wire length
[12/05 00:42:19     50s] [adp]      0        2  2667.720000
[12/05 00:42:19     50s] [adp] data
[12/05 00:42:19     50s] [adp] weight, nr nets, wire length
[12/05 00:42:19     50s] [adp]      0     1328  227241.353000
[12/05 00:42:19     50s] [adp] 0.000000|0.000000|0.000000
[12/05 00:42:19     50s] Iteration 19: Total net bbox = 2.299e+05 (1.15e+05 1.15e+05)
[12/05 00:42:19     50s]               Est.  stn bbox = 2.524e+05 (1.25e+05 1.27e+05)
[12/05 00:42:19     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2494.9M
[12/05 00:42:19     50s] *** cost = 2.299e+05 (1.15e+05 1.15e+05) (cpu for global=0:00:09.4) real=0:00:11.0***
[12/05 00:42:19     50s] Info: 1 clock gating cells identified, 0 (on average) moved 0/10
[12/05 00:42:19     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:2494.9M
[12/05 00:42:19     50s] Solver runtime cpu: 0:00:05.2 real: 0:00:05.2
[12/05 00:42:19     50s] Core Placement runtime cpu: 0:00:06.9 real: 0:00:08.0
[12/05 00:42:19     50s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/05 00:42:19     50s] Type 'man IMPSP-9025' for more detail.
[12/05 00:42:19     50s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2494.9M
[12/05 00:42:19     50s] z: 2, totalTracks: 1
[12/05 00:42:19     50s] z: 4, totalTracks: 1
[12/05 00:42:19     50s] z: 6, totalTracks: 1
[12/05 00:42:19     50s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:42:19     50s] All LLGs are deleted
[12/05 00:42:19     50s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2494.9M
[12/05 00:42:19     50s] Core basic site is core_5040
[12/05 00:42:19     50s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.007, MEM:2494.9M
[12/05 00:42:19     50s] Fast DP-INIT is on for default
[12/05 00:42:19     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:42:19     50s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:       Starting CMU at level 4, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2494.9M
[12/05 00:42:19     50s] 
[12/05 00:42:19     50s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:42:19     50s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.043, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2494.9M
[12/05 00:42:19     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2494.9MB).
[12/05 00:42:19     50s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.060, MEM:2494.9M
[12/05 00:42:19     50s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.061, MEM:2494.9M
[12/05 00:42:19     50s] TDRefine: refinePlace mode is spiral
[12/05 00:42:19     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.1
[12/05 00:42:19     50s] OPERPROF: Starting RefinePlace at level 1, MEM:2494.9M
[12/05 00:42:19     50s] *** Starting refinePlace (0:00:50.4 mem=2494.9M) ***
[12/05 00:42:19     50s] Total net bbox length = 2.299e+05 (1.149e+05 1.150e+05) (ext = 1.561e+05)
[12/05 00:42:19     50s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:42:19     50s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2494.9M
[12/05 00:42:19     50s] Starting refinePlace ...
[12/05 00:42:19     50s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 00:42:19     50s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2494.9MB) @(0:00:50.4 - 0:00:50.4).
[12/05 00:42:19     50s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:42:19     50s] wireLenOptFixPriorityInst 0 inst fixed
[12/05 00:42:19     50s] Placement tweakage begins.
[12/05 00:42:19     50s] wire length = 2.472e+05
[12/05 00:42:19     50s] wire length = 2.447e+05
[12/05 00:42:19     50s] Placement tweakage ends.
[12/05 00:42:19     50s] Move report: tweak moves 98 insts, mean move: 10.75 um, max move: 28.49 um 
[12/05 00:42:19     50s] 	Max move on inst (CORE/map_f_reg_3__3_): (1873.20, 1864.42) --> (1880.42, 1843.15)
[12/05 00:42:19     50s] 
[12/05 00:42:19     50s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:42:19     50s] Move report: legalization moves 1226 insts, mean move: 2.90 um, max move: 21.02 um spiral
[12/05 00:42:19     50s] 	Max move on inst (CORE/map_f_reg_9__0_): (1721.07, 1712.77) --> (1720.50, 1692.32)
[12/05 00:42:19     50s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2502.9MB) @(0:00:50.4 - 0:00:50.4).
[12/05 00:42:19     50s] Move report: Detail placement moves 1226 insts, mean move: 3.57 um, max move: 32.58 um 
[12/05 00:42:19     50s] 	Max move on inst (CORE/map_f_reg_3__3_): (1873.20, 1864.42) --> (1879.84, 1838.48)
[12/05 00:42:19     50s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2502.9MB
[12/05 00:42:19     50s] Statistics of distance of Instance movement in refine placement:
[12/05 00:42:19     50s]   maximum (X+Y) =        32.58 um
[12/05 00:42:19     50s]   inst (CORE/map_f_reg_3__3_) with max move: (1873.2, 1864.42) -> (1879.84, 1838.48)
[12/05 00:42:19     50s]   mean    (X+Y) =         3.57 um
[12/05 00:42:19     50s] Summary Report:
[12/05 00:42:19     50s] Instances move: 1226 (out of 1226 movable)
[12/05 00:42:19     50s] Instances flipped: 0
[12/05 00:42:19     50s] Mean displacement: 3.57 um
[12/05 00:42:19     50s] Max displacement: 32.58 um (Instance: CORE/map_f_reg_3__3_) (1873.2, 1864.42) -> (1879.84, 1838.48)
[12/05 00:42:19     50s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
[12/05 00:42:19     50s] Total instances moved : 1226
[12/05 00:42:19     50s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.061, MEM:2502.9M
[12/05 00:42:19     50s] Total net bbox length = 2.279e+05 (1.129e+05 1.150e+05) (ext = 1.558e+05)
[12/05 00:42:19     50s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2502.9MB
[12/05 00:42:19     50s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2502.9MB) @(0:00:50.4 - 0:00:50.4).
[12/05 00:42:19     50s] *** Finished refinePlace (0:00:50.4 mem=2502.9M) ***
[12/05 00:42:19     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.1
[12/05 00:42:19     50s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.066, MEM:2502.9M
[12/05 00:42:19     50s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2502.9M
[12/05 00:42:19     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2502.9M
[12/05 00:42:19     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2502.9M
[12/05 00:42:19     50s] All LLGs are deleted
[12/05 00:42:19     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2502.9M
[12/05 00:42:19     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2502.9M
[12/05 00:42:19     50s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:2463.9M
[12/05 00:42:19     50s] *** End of Placement (cpu=0:00:11.9, real=0:00:13.0, mem=2463.9M) ***
[12/05 00:42:19     50s] z: 2, totalTracks: 1
[12/05 00:42:19     50s] z: 4, totalTracks: 1
[12/05 00:42:19     50s] z: 6, totalTracks: 1
[12/05 00:42:19     50s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:42:19     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2463.9M
[12/05 00:42:19     50s] Core basic site is core_5040
[12/05 00:42:19     50s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2463.9M
[12/05 00:42:19     50s] Fast DP-INIT is on for default
[12/05 00:42:19     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:42:19     50s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.022, MEM:2463.9M
[12/05 00:42:19     50s] default core: bins with density > 0.750 =  0.00 % ( 0 / 3249 )
[12/05 00:42:19     50s] Density distribution unevenness ratio = 98.303%
[12/05 00:42:19     50s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.024, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2463.9M
[12/05 00:42:19     50s] All LLGs are deleted
[12/05 00:42:19     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2463.9M
[12/05 00:42:19     50s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:2463.9M
[12/05 00:42:19     50s] *** Free Virtual Timing Model ...(mem=2463.9M)
[12/05 00:42:19     50s] **INFO: Enable pre-place timing setting for timing analysis
[12/05 00:42:19     50s] Set Using Default Delay Limit as 101.
[12/05 00:42:19     50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/05 00:42:19     50s] Set Default Net Delay as 0 ps.
[12/05 00:42:19     50s] Set Default Net Load as 0 pF. 
[12/05 00:42:19     50s] **INFO: Analyzing IO path groups for slack adjustment
[12/05 00:42:19     50s] Effort level <high> specified for reg2reg_tmp.66432 path_group
[12/05 00:42:19     50s] #################################################################################
[12/05 00:42:19     50s] # Design Stage: PreRoute
[12/05 00:42:19     50s] # Design Name: CHIP
[12/05 00:42:19     50s] # Design Mode: 90nm
[12/05 00:42:19     50s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:42:19     50s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:42:19     50s] # Signoff Settings: SI Off 
[12/05 00:42:19     50s] #################################################################################
[12/05 00:42:19     50s] Calculate delays in Single mode...
[12/05 00:42:19     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2463.9M, InitMEM = 2463.9M)
[12/05 00:42:19     50s] Start delay calculation (fullDC) (1 T). (MEM=2463.95)
[12/05 00:42:19     50s] End AAE Lib Interpolated Model. (MEM=2463.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:19     50s] Total number of fetched objects 1354
[12/05 00:42:19     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:19     50s] End delay calculation. (MEM=2503.64 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:42:19     50s] End delay calculation (fullDC). (MEM=2503.64 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:42:19     50s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2503.6M) ***
[12/05 00:42:19     50s] **INFO: Disable pre-place timing setting for timing analysis
[12/05 00:42:19     51s] Set Using Default Delay Limit as 1000.
[12/05 00:42:19     51s] Set Default Net Delay as 1000 ps.
[12/05 00:42:19     51s] Set Default Net Load as 0.5 pF. 
[12/05 00:42:19     51s] Info: Disable timing driven in postCTS congRepair.
[12/05 00:42:19     51s] 
[12/05 00:42:19     51s] Starting congRepair ...
[12/05 00:42:19     51s] User Input Parameters:
[12/05 00:42:19     51s] - Congestion Driven    : On
[12/05 00:42:19     51s] - Timing Driven        : Off
[12/05 00:42:19     51s] - Area-Violation Based : On
[12/05 00:42:19     51s] - Start Rollback Level : -5
[12/05 00:42:19     51s] - Legalized            : On
[12/05 00:42:19     51s] - Window Based         : Off
[12/05 00:42:19     51s] - eDen incr mode       : Off
[12/05 00:42:19     51s] - Small incr mode      : Off
[12/05 00:42:19     51s] 
[12/05 00:42:19     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2494.1M
[12/05 00:42:19     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.015, MEM:2494.1M
[12/05 00:42:19     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2494.1M
[12/05 00:42:19     51s] Starting Early Global Route congestion estimation: mem = 2494.1M
[12/05 00:42:19     51s] (I)       Started Import and model ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Started Create place DB ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Started Import place data ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Started Read instances and placement ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Started Read nets ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       Started Create route DB ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       == Non-default Options ==
[12/05 00:42:19     51s] (I)       Maximum routing layer                              : 6
[12/05 00:42:19     51s] (I)       Number of threads                                  : 1
[12/05 00:42:19     51s] (I)       Use non-blocking free Dbs wires                    : false
[12/05 00:42:19     51s] (I)       Method to set GCell size                           : row
[12/05 00:42:19     51s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:42:19     51s] (I)       Started Import route data (1T) ( Curr Mem: 2494.12 MB )
[12/05 00:42:19     51s] (I)       ============== Pin Summary ==============
[12/05 00:42:19     51s] (I)       +-------+--------+---------+------------+
[12/05 00:42:20     51s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:42:20     51s] (I)       +-------+--------+---------+------------+
[12/05 00:42:20     51s] (I)       |     1 |   5094 |  100.00 |        Pin |
[12/05 00:42:20     51s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:42:20     51s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:42:20     51s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:42:20     51s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:42:20     51s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:42:20     51s] (I)       +-------+--------+---------+------------+
[12/05 00:42:20     51s] (I)       Use row-based GCell size
[12/05 00:42:20     51s] (I)       Use row-based GCell align
[12/05 00:42:20     51s] (I)       GCell unit size   : 5040
[12/05 00:42:20     51s] (I)       GCell multiplier  : 1
[12/05 00:42:20     51s] (I)       GCell row height  : 5040
[12/05 00:42:20     51s] (I)       Actual row height : 5040
[12/05 00:42:20     51s] (I)       GCell align ref   : 240560 240800
[12/05 00:42:20     51s] [NR-eGR] Track table information for default rule: 
[12/05 00:42:20     51s] [NR-eGR] metal1 has no routable track
[12/05 00:42:20     51s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:42:20     51s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:42:20     51s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:42:20     51s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:42:20     51s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:42:20     51s] (I)       =================== Default via ====================
[12/05 00:42:20     51s] (I)       +---+------------------+---------------------------+
[12/05 00:42:20     51s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:42:20     51s] (I)       +---+------------------+---------------------------+
[12/05 00:42:20     51s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:42:20     51s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:42:20     51s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:42:20     51s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:42:20     51s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:42:20     51s] (I)       +---+------------------+---------------------------+
[12/05 00:42:20     51s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read routing blockages ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read instance blockages ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read PG blockages ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] [NR-eGR] Read 55439 PG shapes
[12/05 00:42:20     51s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read boundary cut boxes ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:42:20     51s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:42:20     51s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:42:20     51s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:42:20     51s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:42:20     51s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read blackboxes ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:42:20     51s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read prerouted ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:42:20     51s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read unlegalized nets ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read nets ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:42:20     51s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Set up via pillars ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       early_global_route_priority property id does not exist.
[12/05 00:42:20     51s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Model blockages into capacity
[12/05 00:42:20     51s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:42:20     51s] (I)       Started Initialize 3D capacity ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:42:20     51s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:42:20     51s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:42:20     51s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:42:20     51s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:42:20     51s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       -- layer congestion ratio --
[12/05 00:42:20     51s] (I)       Layer 1 : 0.100000
[12/05 00:42:20     51s] (I)       Layer 2 : 0.700000
[12/05 00:42:20     51s] (I)       Layer 3 : 0.700000
[12/05 00:42:20     51s] (I)       Layer 4 : 0.700000
[12/05 00:42:20     51s] (I)       Layer 5 : 0.700000
[12/05 00:42:20     51s] (I)       Layer 6 : 0.700000
[12/05 00:42:20     51s] (I)       ----------------------------
[12/05 00:42:20     51s] (I)       Number of ignored nets                =      0
[12/05 00:42:20     51s] (I)       Number of connected nets              =      0
[12/05 00:42:20     51s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:42:20     51s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:42:20     51s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:42:20     51s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Read aux data ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Others data preparation ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:42:20     51s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Create route kernel ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Ndr track 0 does not exist
[12/05 00:42:20     51s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:42:20     51s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:42:20     51s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:42:20     51s] (I)       Site width          :   620  (dbu)
[12/05 00:42:20     51s] (I)       Row height          :  5040  (dbu)
[12/05 00:42:20     51s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:42:20     51s] (I)       GCell width         :  5040  (dbu)
[12/05 00:42:20     51s] (I)       GCell height        :  5040  (dbu)
[12/05 00:42:20     51s] (I)       Grid                :   659   658     6
[12/05 00:42:20     51s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:42:20     51s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:42:20     51s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:42:20     51s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:42:20     51s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:42:20     51s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:42:20     51s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:42:20     51s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:42:20     51s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:42:20     51s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:42:20     51s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:42:20     51s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:42:20     51s] (I)       --------------------------------------------------------
[12/05 00:42:20     51s] 
[12/05 00:42:20     51s] [NR-eGR] ============ Routing rule table ============
[12/05 00:42:20     51s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:42:20     51s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:42:20     51s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:42:20     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:20     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:42:20     51s] [NR-eGR] ========================================
[12/05 00:42:20     51s] [NR-eGR] 
[12/05 00:42:20     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:42:20     51s] (I)       blocked tracks on layer2 : = 1082537 / 3524906 (30.71%)
[12/05 00:42:20     51s] (I)       blocked tracks on layer3 : = 1190552 / 3905234 (30.49%)
[12/05 00:42:20     51s] (I)       blocked tracks on layer4 : = 401267 / 3524906 (11.38%)
[12/05 00:42:20     51s] (I)       blocked tracks on layer5 : = 441015 / 3905234 (11.29%)
[12/05 00:42:20     51s] (I)       blocked tracks on layer6 : = 101999 / 880404 (11.59%)
[12/05 00:42:20     51s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Reset routing kernel
[12/05 00:42:20     51s] (I)       Started Global Routing ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Initialization ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       totalPins=4919  totalGlobalPin=4843 (98.45%)
[12/05 00:42:20     51s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Net group 1 ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Generate topology ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       total 2D Cap : 12579166 = (6207857 H, 6371309 V)
[12/05 00:42:20     51s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 6]
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1a Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1a ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Pattern routing (1T) ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:42:20     51s] (I)       Started Add via demand to 2D ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1b Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1b ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:42:20     51s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.412950e+05um
[12/05 00:42:20     51s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/05 00:42:20     51s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:42:20     51s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1c Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1c ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:42:20     51s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1d Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1d ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:42:20     51s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1e Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1e ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Route legalization ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:42:20     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.412950e+05um
[12/05 00:42:20     51s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] (I)       ============  Phase 1l Route ============
[12/05 00:42:20     51s] (I)       Started Phase 1l ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Started Layer assignment (1T) ( Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2494.12 MB )
[12/05 00:42:20     51s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Clean cong LA ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 00:42:20     51s] (I)       Layer  2:    2453662     21127         5      784419     2735151    (22.29%) 
[12/05 00:42:20     51s] (I)       Layer  3:    2726032     21719         1      865746     3030930    (22.22%) 
[12/05 00:42:20     51s] (I)       Layer  4:    3134989      5132         0      355677     3163892    (10.11%) 
[12/05 00:42:20     51s] (I)       Layer  5:    3475694      2234         0      392166     3504510    (10.06%) 
[12/05 00:42:20     51s] (I)       Layer  6:     780907         7         0       93061      786831    (10.58%) 
[12/05 00:42:20     51s] (I)       Total:      12571284     50219         6     2491069    13221314    (15.85%) 
[12/05 00:42:20     51s] (I)       
[12/05 00:42:20     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:42:20     51s] [NR-eGR]                        OverCon            
[12/05 00:42:20     51s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:42:20     51s] [NR-eGR]       Layer                (2)    OverCon 
[12/05 00:42:20     51s] [NR-eGR] ----------------------------------------------
[12/05 00:42:20     51s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR] ----------------------------------------------
[12/05 00:42:20     51s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/05 00:42:20     51s] [NR-eGR] 
[12/05 00:42:20     51s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Export 3D cong map ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       total 2D Cap : 12584507 = (6210221 H, 6374286 V)
[12/05 00:42:20     51s] (I)       Started Export 2D cong map ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:42:20     51s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:42:20     51s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2502.1M
[12/05 00:42:20     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.325, MEM:2502.1M
[12/05 00:42:20     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:2502.1M
[12/05 00:42:20     51s] [hotspot] +------------+---------------+---------------+
[12/05 00:42:20     51s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 00:42:20     51s] [hotspot] +------------+---------------+---------------+
[12/05 00:42:20     51s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 00:42:20     51s] [hotspot] +------------+---------------+---------------+
[12/05 00:42:20     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 00:42:20     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 00:42:20     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2502.1M
[12/05 00:42:20     51s] Skipped repairing congestion.
[12/05 00:42:20     51s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2502.1M
[12/05 00:42:20     51s] Starting Early Global Route wiring: mem = 2502.1M
[12/05 00:42:20     51s] (I)       ============= Track Assignment ============
[12/05 00:42:20     51s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Track Assignment (1T) ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:42:20     51s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Run Multi-thread track assignment
[12/05 00:42:20     51s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Export ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Started Export DB wires ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Started Export all nets ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Started Set wire vias ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:42:20     51s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4919
[12/05 00:42:20     51s] [NR-eGR] metal2  (2V) length: 9.796584e+04um, number of vias: 7261
[12/05 00:42:20     51s] [NR-eGR] metal3  (3H) length: 1.090842e+05um, number of vias: 703
[12/05 00:42:20     51s] [NR-eGR] metal4  (4V) length: 2.558113e+04um, number of vias: 183
[12/05 00:42:20     51s] [NR-eGR] metal5  (5H) length: 1.129828e+04um, number of vias: 3
[12/05 00:42:20     51s] [NR-eGR] metal6  (6V) length: 3.528000e+01um, number of vias: 0
[12/05 00:42:20     51s] [NR-eGR] Total length: 2.439647e+05um, number of vias: 13069
[12/05 00:42:20     51s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:42:20     51s] [NR-eGR] Total eGR-routed clock nets wire length: 5.585590e+03um 
[12/05 00:42:20     51s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:42:20     51s] (I)       Started Update net boxes ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Update timing ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Started Postprocess design ( Curr Mem: 2502.13 MB )
[12/05 00:42:20     51s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2442.13 MB )
[12/05 00:42:20     51s] Early Global Route wiring runtime: 0.11 seconds, mem = 2442.1M
[12/05 00:42:20     51s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.106, MEM:2442.1M
[12/05 00:42:20     51s] Tdgp not successfully inited but do clear! skip clearing
[12/05 00:42:20     51s] End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
[12/05 00:42:20     51s] *** Finishing placeDesign default flow ***
[12/05 00:42:20     51s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 2442.1M **
[12/05 00:42:20     51s] Tdgp not successfully inited but do clear! skip clearing
[12/05 00:42:20     51s] 
[12/05 00:42:20     51s] *** Summary of all messages that are not suppressed in this session:
[12/05 00:42:20     51s] Severity  ID               Count  Summary                                  
[12/05 00:42:20     51s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/05 00:42:20     51s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/05 00:42:20     51s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/05 00:42:20     51s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 00:42:20     51s] *** Message Summary: 9 warning(s), 0 error(s)
[12/05 00:42:20     51s] 
[12/05 00:42:48     52s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:42:48     52s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/05 00:42:48     52s] AAE DB initialization (MEM=2454.75 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 00:42:48     52s] #optDebug: fT-S <1 1 0 0 0>
[12/05 00:42:48     52s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:52.9/0:05:50.6 (0.2), mem = 2454.7M
[12/05 00:42:48     52s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/05 00:42:48     52s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/05 00:42:48     52s] 
[12/05 00:42:48     52s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:42:48     52s] 
[12/05 00:42:48     52s] TimeStamp Deleting Cell Server End ...
[12/05 00:42:48     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2444.7M
[12/05 00:42:48     52s] All LLGs are deleted
[12/05 00:42:48     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2444.7M
[12/05 00:42:48     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2444.7M
[12/05 00:42:48     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2444.7M
[12/05 00:42:48     52s] Start to check current routing status for nets...
[12/05 00:42:48     52s] **WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/05 00:42:48     52s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/05 00:42:48     52s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/05 00:42:48     52s] Type 'man IMPTR-2325' for more detail.
[12/05 00:42:48     52s] All nets are already routed correctly.
[12/05 00:42:48     52s] End to check current routing status for nets (mem=2444.7M)
[12/05 00:42:48     52s] Extraction called for design 'CHIP' of instances=1350 and nets=1334 using extraction engine 'preRoute' .
[12/05 00:42:48     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:42:48     52s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:42:48     52s] PreRoute RC Extraction called for design CHIP.
[12/05 00:42:48     52s] RC Extraction called in multi-corner(1) mode.
[12/05 00:42:48     52s] RCMode: PreRoute
[12/05 00:42:48     52s]       RC Corner Indexes            0   
[12/05 00:42:48     52s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:42:48     52s] Resistance Scaling Factor    : 1.00000 
[12/05 00:42:48     52s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:42:48     52s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:42:48     52s] Shrink Factor                : 1.00000
[12/05 00:42:48     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:42:48     52s] Using capacitance table file ...
[12/05 00:42:48     52s] 
[12/05 00:42:48     52s] Trim Metal Layers:
[12/05 00:42:48     52s] LayerId::1 widthSet size::4
[12/05 00:42:48     52s] LayerId::2 widthSet size::4
[12/05 00:42:48     52s] LayerId::3 widthSet size::4
[12/05 00:42:48     52s] LayerId::4 widthSet size::4
[12/05 00:42:48     52s] LayerId::5 widthSet size::4
[12/05 00:42:48     52s] LayerId::6 widthSet size::2
[12/05 00:42:48     52s] Updating RC grid for preRoute extraction ...
[12/05 00:42:48     52s] eee: pegSigSF::1.070000
[12/05 00:42:48     52s] Initializing multi-corner capacitance tables ... 
[12/05 00:42:48     52s] Initializing multi-corner resistance tables ...
[12/05 00:42:48     53s] eee: l::1 avDens::0.106169 usedTrk::33822.020247 availTrk::318568.632279 sigTrk::33822.020247
[12/05 00:42:48     53s] eee: l::2 avDens::0.036874 usedTrk::11091.238295 availTrk::300783.714942 sigTrk::11091.238295
[12/05 00:42:48     53s] eee: l::3 avDens::0.034155 usedTrk::11348.820036 availTrk::332275.234669 sigTrk::11348.820036
[12/05 00:42:48     53s] eee: l::4 avDens::0.021633 usedTrk::529.982738 availTrk::24498.917667 sigTrk::529.982738
[12/05 00:42:48     53s] eee: l::5 avDens::0.014880 usedTrk::224.172222 availTrk::15065.392241 sigTrk::224.172222
[12/05 00:42:48     53s] eee: l::6 avDens::0.017222 usedTrk::0.700000 availTrk::40.645161 sigTrk::0.700000
[12/05 00:42:48     53s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:42:48     53s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.210118 ; uaWl: 1.000000 ; uaWlH: 0.151312 ; aWlH: 0.000000 ; Pmax: 0.825000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:42:48     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2444.746M)
[12/05 00:42:48     53s] Effort level <high> specified for reg2reg path_group
[12/05 00:42:48     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:2452.8M
[12/05 00:42:48     53s] Fast DP-INIT is on for default
[12/05 00:42:48     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2452.8M
[12/05 00:42:48     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2452.8M
[12/05 00:42:48     53s] Starting delay calculation for Setup views
[12/05 00:42:48     53s] #################################################################################
[12/05 00:42:48     53s] # Design Stage: PreRoute
[12/05 00:42:48     53s] # Design Name: CHIP
[12/05 00:42:48     53s] # Design Mode: 90nm
[12/05 00:42:48     53s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:42:48     53s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:42:48     53s] # Signoff Settings: SI Off 
[12/05 00:42:48     53s] #################################################################################
[12/05 00:42:48     53s] Calculate delays in Single mode...
[12/05 00:42:48     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2462.3M, InitMEM = 2462.3M)
[12/05 00:42:48     53s] Start delay calculation (fullDC) (1 T). (MEM=2462.29)
[12/05 00:42:48     53s] siFlow : Timing analysis mode is single, using late cdB files
[12/05 00:42:48     53s] AAE_INFO: Cdb files are: 
[12/05 00:42:48     53s]  	CeltIC/u18_ss.cdb
[12/05 00:42:48     53s]  
[12/05 00:42:48     53s] Start AAE Lib Loading. (MEM=2462.29)
[12/05 00:42:49     53s] End AAE Lib Loading. (MEM=2532.46 CPU=0:00:00.3 Real=0:00:01.0)
[12/05 00:42:49     53s] End AAE Lib Interpolated Model. (MEM=2532.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:49     53s] First Iteration Infinite Tw... 
[12/05 00:42:49     53s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:42:49     53s] Type 'man IMPESI-3086' for more detail.
[12/05 00:42:49     53s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:42:49     53s] Type 'man IMPESI-3086' for more detail.
[12/05 00:42:49     53s] Total number of fetched objects 1354
[12/05 00:42:49     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:42:49     53s] End delay calculation. (MEM=2561.07 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:42:49     53s] End delay calculation (fullDC). (MEM=2524.45 CPU=0:00:00.7 REAL=0:00:01.0)
[12/05 00:42:49     53s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2524.5M) ***
[12/05 00:42:49     53s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:54.0 mem=2524.5M)
[12/05 00:42:50     54s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.233  | 31.256  | 16.233  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.053   |      7 (7)       |
|   max_tran     |     5 (199)      |   -0.193   |     5 (199)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:42:50     54s] Density: 0.612%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:42:51     54s] Total CPU time: 1.29 sec
[12/05 00:42:51     54s] Total Real time: 3.0 sec
[12/05 00:42:51     54s] Total Memory Usage: 2486.710938 Mbytes
[12/05 00:42:51     54s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.3/0:00:02.6 (0.5), totSession cpu/real = 0:00:54.1/0:05:53.2 (0.2), mem = 2486.7M
[12/05 00:42:51     54s] 
[12/05 00:42:51     54s] =============================================================================================
[12/05 00:42:51     54s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/05 00:42:51     54s] =============================================================================================
[12/05 00:42:51     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:42:51     54s] ---------------------------------------------------------------------------------------------
[12/05 00:42:51     54s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:42:51     54s] [ ExtractRC              ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:42:51     54s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.7    0.9
[12/05 00:42:51     54s] [ FullDelayCalc          ]      1   0:00:00.8  (  29.5 % )     0:00:00.8 /  0:00:00.7    0.9
[12/05 00:42:51     54s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:02.2 /  0:00:00.9    0.4
[12/05 00:42:51     54s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/05 00:42:51     54s] [ DrvReport              ]      1   0:00:01.3  (  49.3 % )     0:00:01.3 /  0:00:00.0    0.0
[12/05 00:42:51     54s] [ GenerateReports        ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:42:51     54s] [ MISC                   ]          0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:42:51     54s] ---------------------------------------------------------------------------------------------
[12/05 00:42:51     54s]  timeDesign #1 TOTAL                0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:01.3    0.5
[12/05 00:42:51     54s] ---------------------------------------------------------------------------------------------
[12/05 00:42:51     54s] 
[12/05 00:42:51     54s] Info: pop threads available for lower-level modules during optimization.
[12/05 00:43:01     54s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:43:01     54s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/05 00:43:01     54s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:54.7/0:06:03.4 (0.2), mem = 2497.3M
[12/05 00:43:01     54s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2471.8M
[12/05 00:43:01     54s] All LLGs are deleted
[12/05 00:43:01     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2471.8M
[12/05 00:43:01     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2471.8M
[12/05 00:43:01     54s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2471.8M
[12/05 00:43:01     54s] Start to check current routing status for nets...
[12/05 00:43:01     54s] All nets are already routed correctly.
[12/05 00:43:01     54s] End to check current routing status for nets (mem=2471.8M)
[12/05 00:43:01     54s] Effort level <high> specified for reg2reg path_group
[12/05 00:43:01     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2479.8M
[12/05 00:43:01     54s] Fast DP-INIT is on for default
[12/05 00:43:01     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2479.8M
[12/05 00:43:01     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2479.8M
[12/05 00:43:01     54s] Starting delay calculation for Hold views
[12/05 00:43:01     54s] #################################################################################
[12/05 00:43:01     54s] # Design Stage: PreRoute
[12/05 00:43:01     54s] # Design Name: CHIP
[12/05 00:43:01     54s] # Design Mode: 90nm
[12/05 00:43:01     54s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:43:01     54s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:43:01     54s] # Signoff Settings: SI Off 
[12/05 00:43:01     54s] #################################################################################
[12/05 00:43:01     54s] Calculate delays in Single mode...
[12/05 00:43:01     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2489.4M, InitMEM = 2489.4M)
[12/05 00:43:01     54s] Start delay calculation (fullDC) (1 T). (MEM=2489.35)
[12/05 00:43:01     54s] End AAE Lib Interpolated Model. (MEM=2489.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:43:01     55s] Total number of fetched objects 1354
[12/05 00:43:01     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:43:01     55s] End delay calculation. (MEM=2521.78 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:43:01     55s] End delay calculation (fullDC). (MEM=2521.78 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:43:01     55s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2521.8M) ***
[12/05 00:43:01     55s] Turning on fast DC mode.
[12/05 00:43:01     55s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:55.3 mem=2521.8M)
[12/05 00:43:01     55s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.575  |  0.575  |  0.970  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:43:01     55s] Density: 0.612%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:43:01     55s] Total CPU time: 0.66 sec
[12/05 00:43:01     55s] Total Real time: 0.0 sec
[12/05 00:43:01     55s] Total Memory Usage: 2457.257812 Mbytes
[12/05 00:43:01     55s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:55.4/0:06:04.0 (0.2), mem = 2457.3M
[12/05 00:43:01     55s] 
[12/05 00:43:01     55s] =============================================================================================
[12/05 00:43:01     55s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/05 00:43:01     55s] =============================================================================================
[12/05 00:43:01     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:43:01     55s] ---------------------------------------------------------------------------------------------
[12/05 00:43:01     55s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:43:01     55s] [ TimingUpdate           ]      1   0:00:00.0  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:43:01     55s] [ FullDelayCalc          ]      1   0:00:00.3  (  44.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:43:01     55s] [ OptSummaryReport       ]      1   0:00:00.1  (   9.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/05 00:43:01     55s] [ TimingReport           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.5
[12/05 00:43:01     55s] [ GenerateReports        ]      1   0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:43:01     55s] [ MISC                   ]          0:00:00.2  (  22.9 % )     0:00:00.2 /  0:00:00.1    0.9
[12/05 00:43:01     55s] ---------------------------------------------------------------------------------------------
[12/05 00:43:01     55s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/05 00:43:01     55s] ---------------------------------------------------------------------------------------------
[12/05 00:43:01     55s] 
[12/05 00:44:04     58s] <CMD> update_constraint_mode -name func_mode -sdc_files CHIP_cts.sdc
[12/05 00:44:04     58s] Reading timing constraints file 'CHIP_cts.sdc' ...
[12/05 00:44:04     58s] Current (total cpu=0:00:58.6, real=0:07:09, peak res=1709.3M, current mem=1662.1M)
[12/05 00:44:04     58s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP_cts.sdc, Line 8).
[12/05 00:44:04     58s] 
[12/05 00:44:04     58s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP_cts.sdc, Line 10).
[12/05 00:44:04     58s] 
[12/05 00:44:04     58s] INFO (CTE): Reading of timing constraints file CHIP_cts.sdc completed, with 2 WARNING
[12/05 00:44:04     58s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.8M, current mem=1672.8M)
[12/05 00:44:04     58s] Current (total cpu=0:00:58.7, real=0:07:09, peak res=1709.3M, current mem=1672.8M)
[12/05 00:44:04     58s] <CMD> set_ccopt_property update_io_latency false
[12/05 00:44:04     58s] <CMD> create_ccopt_clock_tree_spec -file CHIP.CCOPT.spec -keep_all_sdc_clocks
[12/05 00:44:04     58s] Creating clock tree spec for modes (timing configs): func_mode
[12/05 00:44:04     58s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/05 00:44:04     58s] 
[12/05 00:44:04     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:44:04     58s] Summary for sequential cells identification: 
[12/05 00:44:04     58s]   Identified SBFF number: 42
[12/05 00:44:04     58s]   Identified MBFF number: 0
[12/05 00:44:04     58s]   Identified SB Latch number: 0
[12/05 00:44:04     58s]   Identified MB Latch number: 0
[12/05 00:44:04     58s]   Not identified SBFF number: 10
[12/05 00:44:04     58s]   Not identified MBFF number: 0
[12/05 00:44:04     58s]   Not identified SB Latch number: 0
[12/05 00:44:04     58s]   Not identified MB Latch number: 0
[12/05 00:44:04     58s]   Number of sequential cells which are not FFs: 27
[12/05 00:44:04     58s]  Visiting view : av_func_mode_max
[12/05 00:44:04     58s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:04     58s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:04     58s]  Visiting view : av_func_mode_min
[12/05 00:44:04     58s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:04     58s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:04     58s] TLC MultiMap info (StdDelay):
[12/05 00:44:04     58s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[12/05 00:44:04     58s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[12/05 00:44:04     58s]  Setting StdDelay to: 53.6ps
[12/05 00:44:04     58s] 
[12/05 00:44:04     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:44:04     58s] Reset timing graph...
[12/05 00:44:04     58s] Ignoring AAE DB Resetting ...
[12/05 00:44:04     58s] Reset timing graph done.
[12/05 00:44:04     58s] Ignoring AAE DB Resetting ...
[12/05 00:44:04     58s] Analyzing clock structure...
[12/05 00:44:04     58s] Analyzing clock structure done.
[12/05 00:44:04     58s] Reset timing graph...
[12/05 00:44:04     58s] Ignoring AAE DB Resetting ...
[12/05 00:44:04     58s] Reset timing graph done.
[12/05 00:44:04     58s] Wrote: CHIP.CCOPT.spec
[12/05 00:44:04     58s] <CMD> get_ccopt_clock_trees
[12/05 00:44:04     58s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/05 00:44:04     58s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[12/05 00:44:04     58s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PD 0
[12/05 00:44:04     58s] <CMD> set_ccopt_property case_analysis -pin I_CLK/PU 0
[12/05 00:44:04     58s] <CMD> set_ccopt_property case_analysis -pin I_CLK/SMT 0
[12/05 00:44:04     58s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[12/05 00:44:04     58s] Extracting original clock gating for clk...
[12/05 00:44:04     58s]   clock_tree clk contains 258 sinks and 0 clock gates.
[12/05 00:44:04     58s]   Extraction for clk complete.
[12/05 00:44:04     58s] Extracting original clock gating for clk done.
[12/05 00:44:04     58s] <CMD> set_ccopt_property clock_period -pin clk 40
[12/05 00:44:04     58s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[12/05 00:44:04     58s] The skew group clk/func_mode was created. It contains 258 sinks and 1 sources.
[12/05 00:44:04     58s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[12/05 00:44:04     58s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[12/05 00:44:04     58s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[12/05 00:44:04     58s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode Delay_Corner_max
[12/05 00:44:04     58s] <CMD> check_ccopt_clock_tree_convergence
[12/05 00:44:04     58s] Checking clock tree convergence...
[12/05 00:44:04     58s] Checking clock tree convergence done.
[12/05 00:44:04     58s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/05 00:44:04     58s] <CMD> ccopt_design
[12/05 00:44:05     58s] #% Begin ccopt_design (date=12/05 00:44:04, mem=1625.2M)
[12/05 00:44:05     58s] Turning off fast DC mode.
[12/05 00:44:05     58s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:58.9/0:07:07.2 (0.1), mem = 2444.9M
[12/05 00:44:05     58s] Runtime...
[12/05 00:44:05     58s] **INFO: User's settings:
[12/05 00:44:05     58s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/05 00:44:05     58s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/05 00:44:05     58s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/05 00:44:05     58s] setExtractRCMode -engine                            preRoute
[12/05 00:44:05     58s] setDelayCalMode -enable_high_fanout                 true
[12/05 00:44:05     58s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/05 00:44:05     58s] setDelayCalMode -engine                             aae
[12/05 00:44:05     58s] setDelayCalMode -ignoreNetLoad                      false
[12/05 00:44:05     58s] setDelayCalMode -socv_accuracy_mode                 low
[12/05 00:44:05     58s] setOptMode -preserveAllSequential                   true
[12/05 00:44:05     58s] setPlaceMode -place_design_floorplan_mode           false
[12/05 00:44:05     58s] setPlaceMode -place_detail_preroute_as_obs          {2 3}
[12/05 00:44:05     58s] 
[12/05 00:44:05     58s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/05 00:44:05     58s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/05 00:44:05     58s] Set place::cacheFPlanSiteMark to 1
[12/05 00:44:05     58s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/05 00:44:05     58s] Using CCOpt effort standard.
[12/05 00:44:05     58s] CCOpt::Phase::Initialization...
[12/05 00:44:05     58s] Check Prerequisites...
[12/05 00:44:05     58s] Leaving CCOpt scope - CheckPlace...
[12/05 00:44:05     58s] OPERPROF: Starting checkPlace at level 1, MEM:2444.9M
[12/05 00:44:05     58s] z: 2, totalTracks: 1
[12/05 00:44:05     58s] z: 4, totalTracks: 1
[12/05 00:44:05     58s] z: 6, totalTracks: 1
[12/05 00:44:05     58s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:44:05     58s] All LLGs are deleted
[12/05 00:44:05     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2444.9M
[12/05 00:44:05     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2444.9M
[12/05 00:44:05     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2444.9M
[12/05 00:44:05     58s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2444.9M
[12/05 00:44:05     58s] Core basic site is core_5040
[12/05 00:44:05     58s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2444.9M
[12/05 00:44:05     58s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:2444.9M
[12/05 00:44:05     58s] SiteArray: non-trimmed site array dimensions = 563 x 4581
[12/05 00:44:05     58s] SiteArray: use 10,379,264 bytes
[12/05 00:44:05     58s] SiteArray: current memory after site array memory allocation 2444.9M
[12/05 00:44:05     58s] SiteArray: FP blocked sites are writable
[12/05 00:44:05     58s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.028, MEM:2444.9M
[12/05 00:44:05     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2444.9M
[12/05 00:44:05     59s] Begin checking placement ... (start mem=2444.9M, init mem=2444.9M)
[12/05 00:44:05     59s] Begin checking exclusive groups violation ...
[12/05 00:44:05     59s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 00:44:05     59s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Running CheckPlace using 1 thread in normal mode...
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] ...checkPlace normal is done!
[12/05 00:44:05     59s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2444.9M
[12/05 00:44:05     59s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2444.9M
[12/05 00:44:05     59s] *info: Placed = 1226          
[12/05 00:44:05     59s] *info: Unplaced = 0           
[12/05 00:44:05     59s] Placement Density:0.37%(29901/8059181)
[12/05 00:44:05     59s] Placement Density (including fixed std cells):0.37%(29901/8059181)
[12/05 00:44:05     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2444.9M
[12/05 00:44:05     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2444.9M
[12/05 00:44:05     59s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2444.9M)
[12/05 00:44:05     59s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.062, MEM:2444.9M
[12/05 00:44:05     59s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:05     59s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/05 00:44:05     59s]  * CCOpt property update_io_latency is false
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:05     59s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:05     59s] Executing ccopt post-processing.
[12/05 00:44:05     59s] Synthesizing clock trees with CCOpt...
[12/05 00:44:05     59s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/05 00:44:05     59s] CCOpt::Phase::PreparingToBalance...
[12/05 00:44:05     59s] Leaving CCOpt scope - Initializing power interface...
[12/05 00:44:05     59s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Positive (advancing) pin insertion delays
[12/05 00:44:05     59s] =========================================
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Found 0 advancing pin insertion delay (0.000% of 258 clock tree sinks)
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Negative (delaying) pin insertion delays
[12/05 00:44:05     59s] ========================================
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Found 0 delaying pin insertion delay (0.000% of 258 clock tree sinks)
[12/05 00:44:05     59s] Notify start of optimization...
[12/05 00:44:05     59s] Notify start of optimization done.
[12/05 00:44:05     59s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/05 00:44:05     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2444.9M
[12/05 00:44:05     59s] All LLGs are deleted
[12/05 00:44:05     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2444.9M
[12/05 00:44:05     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2444.9M
[12/05 00:44:05     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2444.9M
[12/05 00:44:05     59s] ### Creating LA Mngr. totSessionCpu=0:00:59.0 mem=2444.9M
[12/05 00:44:05     59s] ### Creating LA Mngr, finished. totSessionCpu=0:00:59.0 mem=2444.9M
[12/05 00:44:05     59s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Import and model ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Create place DB ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Import place data ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read instances and placement ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read nets ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Create route DB ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       == Non-default Options ==
[12/05 00:44:05     59s] (I)       Maximum routing layer                              : 6
[12/05 00:44:05     59s] (I)       Number of threads                                  : 1
[12/05 00:44:05     59s] (I)       Method to set GCell size                           : row
[12/05 00:44:05     59s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:05     59s] (I)       Started Import route data (1T) ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       ============== Pin Summary ==============
[12/05 00:44:05     59s] (I)       +-------+--------+---------+------------+
[12/05 00:44:05     59s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:05     59s] (I)       +-------+--------+---------+------------+
[12/05 00:44:05     59s] (I)       |     1 |   5094 |  100.00 |        Pin |
[12/05 00:44:05     59s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:05     59s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:05     59s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:05     59s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:05     59s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:05     59s] (I)       +-------+--------+---------+------------+
[12/05 00:44:05     59s] (I)       Use row-based GCell size
[12/05 00:44:05     59s] (I)       Use row-based GCell align
[12/05 00:44:05     59s] (I)       GCell unit size   : 5040
[12/05 00:44:05     59s] (I)       GCell multiplier  : 1
[12/05 00:44:05     59s] (I)       GCell row height  : 5040
[12/05 00:44:05     59s] (I)       Actual row height : 5040
[12/05 00:44:05     59s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:05     59s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:05     59s] [NR-eGR] metal1 has no routable track
[12/05 00:44:05     59s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:05     59s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:05     59s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:05     59s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:05     59s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:05     59s] (I)       =================== Default via ====================
[12/05 00:44:05     59s] (I)       +---+------------------+---------------------------+
[12/05 00:44:05     59s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:44:05     59s] (I)       +---+------------------+---------------------------+
[12/05 00:44:05     59s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:44:05     59s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:44:05     59s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:44:05     59s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:44:05     59s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:44:05     59s] (I)       +---+------------------+---------------------------+
[12/05 00:44:05     59s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read routing blockages ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read instance blockages ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read PG blockages ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] [NR-eGR] Read 55439 PG shapes
[12/05 00:44:05     59s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read boundary cut boxes ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:05     59s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:05     59s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:44:05     59s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:05     59s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:05     59s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read blackboxes ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:05     59s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read prerouted ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:44:05     59s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read unlegalized nets ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read nets ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] [NR-eGR] Read numTotalNets=1330  numIgnoredNets=0
[12/05 00:44:05     59s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Set up via pillars ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:05     59s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Model blockages into capacity
[12/05 00:44:05     59s] (I)       Read Num Blocks=61559  Num Prerouted Wires=0  Num CS=0
[12/05 00:44:05     59s] (I)       Started Initialize 3D capacity ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 0
[12/05 00:44:05     59s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 0
[12/05 00:44:05     59s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 0
[12/05 00:44:05     59s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:44:05     59s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:05     59s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       -- layer congestion ratio --
[12/05 00:44:05     59s] (I)       Layer 1 : 0.100000
[12/05 00:44:05     59s] (I)       Layer 2 : 0.700000
[12/05 00:44:05     59s] (I)       Layer 3 : 0.700000
[12/05 00:44:05     59s] (I)       Layer 4 : 0.700000
[12/05 00:44:05     59s] (I)       Layer 5 : 0.700000
[12/05 00:44:05     59s] (I)       Layer 6 : 0.700000
[12/05 00:44:05     59s] (I)       ----------------------------
[12/05 00:44:05     59s] (I)       Number of ignored nets                =      0
[12/05 00:44:05     59s] (I)       Number of connected nets              =      0
[12/05 00:44:05     59s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/05 00:44:05     59s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:05     59s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:05     59s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Read aux data ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Others data preparation ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/05 00:44:05     59s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Started Create route kernel ( Curr Mem: 2444.95 MB )
[12/05 00:44:05     59s] (I)       Ndr track 0 does not exist
[12/05 00:44:05     59s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:05     59s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:05     59s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:05     59s] (I)       Site width          :   620  (dbu)
[12/05 00:44:05     59s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:05     59s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:05     59s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:05     59s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:05     59s] (I)       Grid                :   659   658     6
[12/05 00:44:05     59s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:05     59s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:05     59s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:05     59s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:05     59s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:05     59s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:05     59s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:05     59s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:05     59s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:05     59s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:05     59s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:05     59s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:05     59s] (I)       --------------------------------------------------------
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:05     59s] [NR-eGR] Rule id: 0  Nets: 1243 
[12/05 00:44:05     59s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:05     59s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:05     59s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:05     59s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:05     59s] [NR-eGR] ========================================
[12/05 00:44:05     59s] [NR-eGR] 
[12/05 00:44:05     59s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:05     59s] (I)       blocked tracks on layer2 : = 1082537 / 3524906 (30.71%)
[12/05 00:44:05     59s] (I)       blocked tracks on layer3 : = 1190552 / 3905234 (30.49%)
[12/05 00:44:05     59s] (I)       blocked tracks on layer4 : = 401267 / 3524906 (11.38%)
[12/05 00:44:05     59s] (I)       blocked tracks on layer5 : = 441015 / 3905234 (11.29%)
[12/05 00:44:05     59s] (I)       blocked tracks on layer6 : = 101999 / 880404 (11.59%)
[12/05 00:44:05     59s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Reset routing kernel
[12/05 00:44:05     59s] (I)       Started Global Routing ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Started Initialization ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       totalPins=4919  totalGlobalPin=4843 (98.45%)
[12/05 00:44:05     59s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Started Net group 1 ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Started Generate topology ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       total 2D Cap : 12579166 = (6207857 H, 6371309 V)
[12/05 00:44:05     59s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 6]
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1a Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1a ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Started Pattern routing (1T) ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:44:05     59s] (I)       Started Add via demand to 2D ( Curr Mem: 2468.95 MB )
[12/05 00:44:05     59s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1b Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1b ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:44:05     59s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.412950e+05um
[12/05 00:44:05     59s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/05 00:44:05     59s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:05     59s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1c Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1c ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:44:05     59s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1d Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1d ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:44:05     59s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1e Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1e ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Started Route legalization ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Usage: 47876 = (23706 H, 24170 V) = (0.38% H, 0.38% V) = (1.195e+05um H, 1.218e+05um V)
[12/05 00:44:05     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.412950e+05um
[12/05 00:44:05     59s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] (I)       ============  Phase 1l Route ============
[12/05 00:44:05     59s] (I)       Started Phase 1l ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Started Layer assignment (1T) ( Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2475.57 MB )
[12/05 00:44:05     59s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Clean cong LA ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 00:44:05     59s] (I)       Layer  2:    2453662     21127         5      784419     2735151    (22.29%) 
[12/05 00:44:05     59s] (I)       Layer  3:    2726032     21719         1      865746     3030930    (22.22%) 
[12/05 00:44:05     59s] (I)       Layer  4:    3134989      5132         0      355677     3163892    (10.11%) 
[12/05 00:44:05     59s] (I)       Layer  5:    3475694      2234         0      392166     3504510    (10.06%) 
[12/05 00:44:05     59s] (I)       Layer  6:     780907         7         0       93061      786831    (10.58%) 
[12/05 00:44:05     59s] (I)       Total:      12571284     50219         6     2491069    13221314    (15.85%) 
[12/05 00:44:05     59s] (I)       
[12/05 00:44:05     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:05     59s] [NR-eGR]                        OverCon            
[12/05 00:44:05     59s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:05     59s] [NR-eGR]       Layer                (2)    OverCon 
[12/05 00:44:05     59s] [NR-eGR] ----------------------------------------------
[12/05 00:44:05     59s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR] ----------------------------------------------
[12/05 00:44:05     59s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/05 00:44:05     59s] [NR-eGR] 
[12/05 00:44:05     59s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Export 3D cong map ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       total 2D Cap : 12584507 = (6210221 H, 6374286 V)
[12/05 00:44:05     59s] (I)       Started Export 2D cong map ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:05     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:05     59s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       ============= Track Assignment ============
[12/05 00:44:05     59s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Track Assignment (1T) ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:05     59s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Run Multi-thread track assignment
[12/05 00:44:05     59s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Export ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Started Export DB wires ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Started Export all nets ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Started Set wire vias ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:05     59s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4919
[12/05 00:44:05     59s] [NR-eGR] metal2  (2V) length: 9.796584e+04um, number of vias: 7261
[12/05 00:44:05     59s] [NR-eGR] metal3  (3H) length: 1.090842e+05um, number of vias: 703
[12/05 00:44:05     59s] [NR-eGR] metal4  (4V) length: 2.558113e+04um, number of vias: 183
[12/05 00:44:05     59s] [NR-eGR] metal5  (5H) length: 1.129828e+04um, number of vias: 3
[12/05 00:44:05     59s] [NR-eGR] metal6  (6V) length: 3.528000e+01um, number of vias: 0
[12/05 00:44:05     59s] [NR-eGR] Total length: 2.439647e+05um, number of vias: 13069
[12/05 00:44:05     59s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:05     59s] [NR-eGR] Total eGR-routed clock nets wire length: 5.585590e+03um 
[12/05 00:44:05     59s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:05     59s] (I)       Started Update net boxes ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Update timing ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Started Postprocess design ( Curr Mem: 2483.57 MB )
[12/05 00:44:05     59s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2454.57 MB )
[12/05 00:44:05     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 2454.57 MB )
[12/05 00:44:05     59s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 00:44:05     59s] Rebuilding timing graph...
[12/05 00:44:05     59s] Rebuilding timing graph done.
[12/05 00:44:05     59s] Legalization setup...
[12/05 00:44:05     59s] Using cell based legalization.
[12/05 00:44:05     59s] Initializing placement interface...
[12/05 00:44:05     59s]   Use check_library -place or consult logv if problems occur.
[12/05 00:44:05     59s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:05     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.6M
[12/05 00:44:05     59s] z: 2, totalTracks: 1
[12/05 00:44:05     59s] z: 4, totalTracks: 1
[12/05 00:44:05     59s] z: 6, totalTracks: 1
[12/05 00:44:05     59s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:44:05     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2460.6M
[12/05 00:44:05     59s] Core basic site is core_5040
[12/05 00:44:05     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2460.6M
[12/05 00:44:05     59s] SiteArray: non-trimmed site array dimensions = 563 x 4581
[12/05 00:44:05     59s] SiteArray: use 10,379,264 bytes
[12/05 00:44:05     59s] SiteArray: current memory after site array memory allocation 2460.6M
[12/05 00:44:05     59s] SiteArray: FP blocked sites are writable
[12/05 00:44:05     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:44:05     59s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.041, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.074, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Starting CMU at level 3, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2460.6M
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:05     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.6M
[12/05 00:44:05     59s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2460.6MB).
[12/05 00:44:05     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:2460.6M
[12/05 00:44:05     59s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:05     59s] Initializing placement interface done.
[12/05 00:44:05     59s] Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:05     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2460.6M
[12/05 00:44:05     59s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:05     59s] Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:05     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.6M
[12/05 00:44:05     59s] z: 2, totalTracks: 1
[12/05 00:44:05     59s] z: 4, totalTracks: 1
[12/05 00:44:05     59s] z: 6, totalTracks: 1
[12/05 00:44:05     59s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:05     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Starting CMU at level 3, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2460.6M
[12/05 00:44:05     59s] 
[12/05 00:44:05     59s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:05     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.6M
[12/05 00:44:05     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.6M
[12/05 00:44:05     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2460.6MB).
[12/05 00:44:05     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2460.6M
[12/05 00:44:05     59s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:05     59s] (I)       Load db... (mem=2460.6M)
[12/05 00:44:05     59s] (I)       Read data from FE... (mem=2460.6M)
[12/05 00:44:05     59s] (I)       Started Read instances and placement ( Curr Mem: 2460.60 MB )
[12/05 00:44:05     59s] (I)       Number of ignored instance 0
[12/05 00:44:05     59s] (I)       Number of inbound cells 0
[12/05 00:44:05     59s] (I)       Number of opened ILM blockages 0
[12/05 00:44:05     59s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/05 00:44:05     59s] (I)       numMoveCells=1226, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/05 00:44:05     59s] (I)       cell height: 5040, count: 1226
[12/05 00:44:05     59s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2460.60 MB )
[12/05 00:44:05     59s] (I)       Read rows... (mem=2460.6M)
[12/05 00:44:05     59s] (I)       Done Read rows (cpu=0.000s, mem=2460.6M)
[12/05 00:44:05     59s] (I)       Done Read data from FE (cpu=0.000s, mem=2460.6M)
[12/05 00:44:05     59s] (I)       Done Load db (cpu=0.000s, mem=2460.6M)
[12/05 00:44:05     59s] (I)       Constructing placeable region... (mem=2460.6M)
[12/05 00:44:05     59s] (I)       Constructing bin map
[12/05 00:44:05     59s] (I)       Initialize bin information with width=50400 height=50400
[12/05 00:44:05     59s] (I)       Done constructing bin map
[12/05 00:44:05     59s] (I)       Compute region effective width... (mem=2460.6M)
[12/05 00:44:05     59s] (I)       Done Compute region effective width (cpu=0.000s, mem=2460.6M)
[12/05 00:44:05     59s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2460.6M)
[12/05 00:44:05     59s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:05     59s] Validating CTS configuration...
[12/05 00:44:05     59s] Checking module port directions...
[12/05 00:44:05     59s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:05     59s] Non-default CCOpt properties:
[12/05 00:44:05     59s] cts_merge_clock_gates is set for at least one object
[12/05 00:44:05     59s] cts_merge_clock_logic is set for at least one object
[12/05 00:44:05     59s] route_type is set for at least one object
[12/05 00:44:05     59s] update_io_latency: 0 (default: true)
[12/05 00:44:05     59s] Route type trimming info:
[12/05 00:44:05     59s]   No route type modifications were made.
[12/05 00:44:05     59s] Accumulated time to calculate placeable region: 0
[12/05 00:44:05     59s] (I)       Initializing Steiner engine. 
[12/05 00:44:06     59s] 
[12/05 00:44:06     59s] Trim Metal Layers:
[12/05 00:44:06     59s] LayerId::1 widthSet size::4
[12/05 00:44:06     59s] LayerId::2 widthSet size::4
[12/05 00:44:06     59s] LayerId::3 widthSet size::4
[12/05 00:44:06     59s] LayerId::4 widthSet size::4
[12/05 00:44:06     59s] LayerId::5 widthSet size::4
[12/05 00:44:06     59s] LayerId::6 widthSet size::2
[12/05 00:44:06     59s] Updating RC grid for preRoute extraction ...
[12/05 00:44:06     59s] eee: pegSigSF::1.070000
[12/05 00:44:06     59s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:06     59s] Initializing multi-corner resistance tables ...
[12/05 00:44:06     60s] eee: l::1 avDens::0.106169 usedTrk::33822.020247 availTrk::318568.632279 sigTrk::33822.020247
[12/05 00:44:06     60s] eee: l::2 avDens::0.036874 usedTrk::11091.238295 availTrk::300783.714942 sigTrk::11091.238295
[12/05 00:44:06     60s] eee: l::3 avDens::0.034155 usedTrk::11348.820036 availTrk::332275.234669 sigTrk::11348.820036
[12/05 00:44:06     60s] eee: l::4 avDens::0.021633 usedTrk::529.982738 availTrk::24498.917667 sigTrk::529.982738
[12/05 00:44:06     60s] eee: l::5 avDens::0.014880 usedTrk::224.172222 availTrk::15065.392241 sigTrk::224.172222
[12/05 00:44:06     60s] eee: l::6 avDens::0.017222 usedTrk::0.700000 availTrk::40.645161 sigTrk::0.700000
[12/05 00:44:06     60s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:06     60s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.210118 ; uaWl: 1.000000 ; uaWlH: 0.151312 ; aWlH: 0.000000 ; Pmax: 0.825000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:06     60s] End AAE Lib Interpolated Model. (MEM=2541.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:06     60s] Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:both.late removed 0 of 7 cells
[12/05 00:44:06     60s] Original list had 7 cells:
[12/05 00:44:06     60s] BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
[12/05 00:44:06     60s] Library trimming was not able to trim any cells:
[12/05 00:44:06     60s] BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
[12/05 00:44:06     60s] Accumulated time to calculate placeable region: 0
[12/05 00:44:06     60s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:both.late removed 0 of 8 cells
[12/05 00:44:06     60s] Original list had 8 cells:
[12/05 00:44:06     60s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK INV1S 
[12/05 00:44:06     60s] Library trimming was not able to trim any cells:
[12/05 00:44:06     60s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK INV1S 
[12/05 00:44:06     60s] Accumulated time to calculate placeable region: 0
[12/05 00:44:06     60s] Accumulated time to calculate placeable region: 0
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/05 00:44:07     61s] Clock tree balancer configuration for clock_tree clk:
[12/05 00:44:07     61s] Non-default CCOpt properties:
[12/05 00:44:07     61s]   cts_merge_clock_gates: true (default: false)
[12/05 00:44:07     61s]   cts_merge_clock_logic: true (default: false)
[12/05 00:44:07     61s]   route_type (leaf): default_route_type_leaf (default: default)
[12/05 00:44:07     61s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/05 00:44:07     61s]   route_type (top): default_route_type_nonleaf (default: default)
[12/05 00:44:07     61s] For power domain auto-default:
[12/05 00:44:07     61s]   Buffers:     BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
[12/05 00:44:07     61s]   Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK INV1S 
[12/05 00:44:07     61s]   Clock gates: GCKETF GCKETT GCKETP GCKETN 
[12/05 00:44:07     61s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 8059181.054um^2
[12/05 00:44:07     61s] Top Routing info:
[12/05 00:44:07     61s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/05 00:44:07     61s] Trunk Routing info:
[12/05 00:44:07     61s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/05 00:44:07     61s] Leaf Routing info:
[12/05 00:44:07     61s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/05 00:44:07     61s] For timing_corner Delay_Corner_max:both, late and power domain auto-default:
[12/05 00:44:07     61s]   Slew time target (leaf):    0.518ns
[12/05 00:44:07     61s]   Slew time target (trunk):   0.518ns
[12/05 00:44:07     61s]   Slew time target (top):     0.518ns (Note: no nets are considered top nets in this clock tree)
[12/05 00:44:07     61s]   Buffer unit delay: 0.200ns
[12/05 00:44:07     61s]   Buffer max distance: 2485.862um
[12/05 00:44:07     61s] Fastest wire driving cells and distances:
[12/05 00:44:07     61s]   Buffer    : {lib_cell:BUF12CK, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=2485.862um, saturatedSlew=0.454ns, speed=6269.513um per ns, cellArea=25.141um^2 per 1000um}
[12/05 00:44:07     61s]   Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=2037.960um, saturatedSlew=0.456ns, speed=7006.911um per ns, cellArea=24.533um^2 per 1000um}
[12/05 00:44:07     61s]   Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1277.006um, saturatedSlew=0.456ns, speed=2980.177um per ns, cellArea=61.174um^2 per 1000um}
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Logic Sizing Table:
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] ---------------------------------------------------------------
[12/05 00:44:07     61s] Cell    Instance count    Source         Eligible library cells
[12/05 00:44:07     61s] ---------------------------------------------------------------
[12/05 00:44:07     61s] XMD           1           library set    {XMD}
[12/05 00:44:07     61s] ---------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:07     61s] Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:07     61s] Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s] Clock tree clk has 1 max_capacitance violation.
[12/05 00:44:07     61s] Clock tree balancer configuration for skew_group clk/func_mode:
[12/05 00:44:07     61s]   Sources:                     pin clk
[12/05 00:44:07     61s]   Total number of sinks:       258
[12/05 00:44:07     61s]   Delay constrained sinks:     258
[12/05 00:44:07     61s]   Non-leaf sinks:              0
[12/05 00:44:07     61s]   Ignore pins:                 0
[12/05 00:44:07     61s]  Timing corner Delay_Corner_max:both.late:
[12/05 00:44:07     61s]   Skew target:                 0.200ns
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Clock Tree Violations Report
[12/05 00:44:07     61s] ============================
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/05 00:44:07     61s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/05 00:44:07     61s] Consider reviewing your design and relaunching CCOpt.
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Max Capacitance Violations
[12/05 00:44:07     61s] --------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (778.410,3317.180), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Primary reporting skew groups are:
[12/05 00:44:07     61s] skew_group clk/func_mode with 258 clock sinks
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Clock DAG stats initial state:
[12/05 00:44:07     61s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 00:44:07     61s]   misc counts      : r=1, pp=0
[12/05 00:44:07     61s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 00:44:07     61s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2689.090um, total=2689.090um
[12/05 00:44:07     61s] Clock DAG library cell distribution initial state {count}:
[12/05 00:44:07     61s]  Logics: XMD: 1 
[12/05 00:44:07     61s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Layer information for route type default_route_type_leaf:
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 00:44:07     61s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] metal1    N            H          0.327         0.166         0.054
[12/05 00:44:07     61s] metal2    N            V          0.236         0.183         0.043
[12/05 00:44:07     61s] metal3    Y            H          0.236         0.191         0.045
[12/05 00:44:07     61s] metal4    Y            V          0.236         0.184         0.043
[12/05 00:44:07     61s] metal5    N            H          0.236         0.309         0.073
[12/05 00:44:07     61s] metal6    N            V          0.016         0.568         0.009
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Layer information for route type default_route_type_nonleaf:
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 00:44:07     61s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] metal1    N            H          0.327         0.237         0.078
[12/05 00:44:07     61s] metal2    N            V          0.236         0.260         0.061
[12/05 00:44:07     61s] metal3    Y            H          0.236         0.281         0.066
[12/05 00:44:07     61s] metal4    Y            V          0.236         0.261         0.062
[12/05 00:44:07     61s] metal5    N            H          0.236         0.377         0.089
[12/05 00:44:07     61s] metal6    N            V          0.016         0.581         0.009
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[12/05 00:44:07     61s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Layer information for route type default_route_type_nonleaf:
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] Layer     Preferred    Route    Res.          Cap.          RC
[12/05 00:44:07     61s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] metal1    N            H          0.327         0.166         0.054
[12/05 00:44:07     61s] metal2    N            V          0.236         0.183         0.043
[12/05 00:44:07     61s] metal3    Y            H          0.236         0.191         0.045
[12/05 00:44:07     61s] metal4    Y            V          0.236         0.184         0.043
[12/05 00:44:07     61s] metal5    N            H          0.236         0.309         0.073
[12/05 00:44:07     61s] metal6    N            V          0.016         0.568         0.009
[12/05 00:44:07     61s] ---------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Via selection for estimated routes (rule default):
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] -------------------------------------------------------------------------------
[12/05 00:44:07     61s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[12/05 00:44:07     61s] Range                                   (Ohm)    (fF)     (fs)     Only
[12/05 00:44:07     61s] -------------------------------------------------------------------------------
[12/05 00:44:07     61s] metal1-metal2    VIA12_VV               6.500    0.038    0.245    false
[12/05 00:44:07     61s] metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[12/05 00:44:07     61s] metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[12/05 00:44:07     61s] metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[12/05 00:44:07     61s] metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[12/05 00:44:07     61s] metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[12/05 00:44:07     61s] metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[12/05 00:44:07     61s] metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[12/05 00:44:07     61s] metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[12/05 00:44:07     61s] -------------------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] No ideal or dont_touch nets found in the clock tree
[12/05 00:44:07     61s] No dont_touch hnets found in the clock tree
[12/05 00:44:07     61s] No dont_touch hpins found in the clock network.
[12/05 00:44:07     61s] Checking for illegal sizes of clock logic instances...
[12/05 00:44:07     61s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Filtering reasons for cell type: buffer
[12/05 00:44:07     61s] =======================================
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] Clock trees    Power domain    Reason                         Library cells
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF1S BUF2 BUF3 BUF4 BUF6 BUF8 }
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Filtering reasons for cell type: inverter
[12/05 00:44:07     61s] =========================================
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] Clock trees    Power domain    Reason                         Library cells
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV2 INV3 INV4 INV6 INV8 }
[12/05 00:44:07     61s] -----------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Filtering reasons for cell type: logic cell
[12/05 00:44:07     61s] ===========================================
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] -------------------------------------------------------------------
[12/05 00:44:07     61s] Clock trees    Power domain    Reason                 Library cells
[12/05 00:44:07     61s] -------------------------------------------------------------------
[12/05 00:44:07     61s] all            auto-default    Cannot be legalized    { XMD }
[12/05 00:44:07     61s] -------------------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/05 00:44:07     61s] CCOpt configuration status: all checks passed.
[12/05 00:44:07     61s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/05 00:44:07     61s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/05 00:44:07     61s]   No exclusion drivers are needed.
[12/05 00:44:07     61s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/05 00:44:07     61s] Antenna diode management...
[12/05 00:44:07     61s]   Found 0 antenna diodes in the clock trees.
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s] Antenna diode management done.
[12/05 00:44:07     61s] Adding driver cells for primary IOs...
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   ----------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/05 00:44:07     61s]   ----------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]     (empty table)
[12/05 00:44:07     61s]   ----------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s] Adding driver cells for primary IOs done.
[12/05 00:44:07     61s] Adding driver cell for primary IO roots...
[12/05 00:44:07     61s] Adding driver cell for primary IO roots done.
[12/05 00:44:07     61s] Maximizing clock DAG abstraction...
[12/05 00:44:07     61s] Maximizing clock DAG abstraction done.
[12/05 00:44:07     61s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/05 00:44:07     61s] Synthesizing clock trees...
[12/05 00:44:07     61s]   Preparing To Balance...
[12/05 00:44:07     61s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:07     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2589.4M
[12/05 00:44:07     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.010, MEM:2580.4M
[12/05 00:44:07     61s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:07     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2570.8M
[12/05 00:44:07     61s] z: 2, totalTracks: 1
[12/05 00:44:07     61s] z: 4, totalTracks: 1
[12/05 00:44:07     61s] z: 6, totalTracks: 1
[12/05 00:44:07     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:07     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2570.8M
[12/05 00:44:07     61s] OPERPROF:     Starting CMU at level 3, MEM:2570.8M
[12/05 00:44:07     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2570.8M
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:07     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:2570.8M
[12/05 00:44:07     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2570.8M
[12/05 00:44:07     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2570.8M
[12/05 00:44:07     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2570.8MB).
[12/05 00:44:07     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:2570.8M
[12/05 00:44:07     61s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s]   Merging duplicate siblings in DAG...
[12/05 00:44:07     61s]     Clock DAG stats before merging:
[12/05 00:44:07     61s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 00:44:07     61s]       misc counts      : r=1, pp=0
[12/05 00:44:07     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 00:44:07     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2689.090um, total=2689.090um
[12/05 00:44:07     61s]     Clock DAG library cell distribution before merging {count}:
[12/05 00:44:07     61s]      Logics: XMD: 1 
[12/05 00:44:07     61s]     Resynthesising clock tree into netlist...
[12/05 00:44:07     61s]       Reset timing graph...
[12/05 00:44:07     61s] Ignoring AAE DB Resetting ...
[12/05 00:44:07     61s]       Reset timing graph done.
[12/05 00:44:07     61s]     Resynthesising clock tree into netlist done.
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     Clock logic merging summary:
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     -----------------------------------------------------------
[12/05 00:44:07     61s]     Description                           Number of occurrences
[12/05 00:44:07     61s]     -----------------------------------------------------------
[12/05 00:44:07     61s]     Total clock logics                              1
[12/05 00:44:07     61s]     Globally unique logic expressions               1
[12/05 00:44:07     61s]     Potentially mergeable clock logics              0
[12/05 00:44:07     61s]     Actually merged clock logics                    0
[12/05 00:44:07     61s]     -----------------------------------------------------------
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     --------------------------------------------
[12/05 00:44:07     61s]     Cannot merge reason    Number of occurrences
[12/05 00:44:07     61s]     --------------------------------------------
[12/05 00:44:07     61s]     GloballyUnique                   1
[12/05 00:44:07     61s]     --------------------------------------------
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     Disconnecting clock tree from netlist...
[12/05 00:44:07     61s]     Disconnecting clock tree from netlist done.
[12/05 00:44:07     61s]   Merging duplicate siblings in DAG done.
[12/05 00:44:07     61s]   Applying movement limits...
[12/05 00:44:07     61s]   Applying movement limits done.
[12/05 00:44:07     61s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:07     61s]   CCOpt::Phase::Construction...
[12/05 00:44:07     61s]   Stage::Clustering...
[12/05 00:44:07     61s]   Clustering...
[12/05 00:44:07     61s]     Initialize for clustering...
[12/05 00:44:07     61s]     Clock DAG stats before clustering:
[12/05 00:44:07     61s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/05 00:44:07     61s]       misc counts      : r=1, pp=0
[12/05 00:44:07     61s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[12/05 00:44:07     61s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2689.090um, total=2689.090um
[12/05 00:44:07     61s]     Clock DAG library cell distribution before clustering {count}:
[12/05 00:44:07     61s]      Logics: XMD: 1 
[12/05 00:44:07     61s]     Computing max distances from locked parents...
[12/05 00:44:07     61s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/05 00:44:07     61s]     Computing max distances from locked parents done.
[12/05 00:44:07     61s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s]     Bottom-up phase...
[12/05 00:44:07     61s]     Clustering clock_tree clk...
[12/05 00:44:07     61s] End AAE Lib Interpolated Model. (MEM=2570.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:07     61s]         Accumulated time to calculate placeable region: 0
[12/05 00:44:07     61s]         Accumulated time to calculate placeable region: 0
[12/05 00:44:07     61s]     Clustering clock_tree clk done.
[12/05 00:44:07     61s]     Clock DAG stats after bottom-up phase:
[12/05 00:44:07     61s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:07     61s]       misc counts      : r=1, pp=0
[12/05 00:44:07     61s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:07     61s]       hp wire lengths  : top=0.000um, trunk=2445.020um, leaf=1229.220um, total=3674.240um
[12/05 00:44:07     61s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/05 00:44:07     61s]        Bufs: BUF12CK: 5 
[12/05 00:44:07     61s]      Logics: XMD: 1 
[12/05 00:44:07     61s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:07     61s]     Legalizing clock trees...
[12/05 00:44:07     61s]     Resynthesising clock tree into netlist...
[12/05 00:44:07     61s]       Reset timing graph...
[12/05 00:44:07     61s] Ignoring AAE DB Resetting ...
[12/05 00:44:07     61s]       Reset timing graph done.
[12/05 00:44:07     61s]     Resynthesising clock tree into netlist done.
[12/05 00:44:07     61s]     Commiting net attributes....
[12/05 00:44:07     61s]     Commiting net attributes. done.
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:07     61s]     Leaving CCOpt scope - ClockRefiner...
[12/05 00:44:07     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2570.8M
[12/05 00:44:07     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2526.8M
[12/05 00:44:07     61s]     Assigned high priority to 264 instances.
[12/05 00:44:07     61s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/05 00:44:07     61s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/05 00:44:07     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2526.8M
[12/05 00:44:07     61s] z: 2, totalTracks: 1
[12/05 00:44:07     61s] z: 4, totalTracks: 1
[12/05 00:44:07     61s] z: 6, totalTracks: 1
[12/05 00:44:07     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:07     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF:       Starting CMU at level 4, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2526.8M
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:07     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2526.8M
[12/05 00:44:07     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2526.8MB).
[12/05 00:44:07     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.027, MEM:2526.8M
[12/05 00:44:07     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.027, MEM:2526.8M
[12/05 00:44:07     61s] TDRefine: refinePlace mode is spiral
[12/05 00:44:07     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.2
[12/05 00:44:07     61s] OPERPROF: Starting RefinePlace at level 1, MEM:2526.8M
[12/05 00:44:07     61s] *** Starting refinePlace (0:01:02 mem=2526.8M) ***
[12/05 00:44:07     61s] Total net bbox length = 2.289e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:07     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:07     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2526.8M
[12/05 00:44:07     61s] Starting refinePlace ...
[12/05 00:44:07     61s] One DDP V2 for no tweak run.
[12/05 00:44:07     61s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 00:44:07     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2529.9MB) @(0:01:02 - 0:01:02).
[12/05 00:44:07     61s] Move report: preRPlace moves 1 insts, mean move: 10.08 um, max move: 10.08 um 
[12/05 00:44:07     61s] 	Max move on inst (CORE/CTS_ccl_a_buf_00012): (1687.64, 1823.36) --> (1687.64, 1813.28)
[12/05 00:44:07     61s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
[12/05 00:44:07     61s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:44:07     61s] Move report: legalization moves 6 insts, mean move: 5.92 um, max move: 11.16 um spiral
[12/05 00:44:07     61s] 	Max move on inst (CORE/U1273): (1698.18, 1813.28) --> (1709.34, 1813.28)
[12/05 00:44:07     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2529.9MB) @(0:01:02 - 0:01:02).
[12/05 00:44:07     61s] Move report: Detail placement moves 7 insts, mean move: 6.51 um, max move: 11.16 um 
[12/05 00:44:07     61s] 	Max move on inst (CORE/U1273): (1698.18, 1813.28) --> (1709.34, 1813.28)
[12/05 00:44:07     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2529.9MB
[12/05 00:44:07     61s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:07     61s]   maximum (X+Y) =        11.16 um
[12/05 00:44:07     61s]   inst (CORE/U1273) with max move: (1698.18, 1813.28) -> (1709.34, 1813.28)
[12/05 00:44:07     61s]   mean    (X+Y) =         6.51 um
[12/05 00:44:07     61s] Summary Report:
[12/05 00:44:07     61s] Instances move: 7 (out of 1231 movable)
[12/05 00:44:07     61s] Instances flipped: 0
[12/05 00:44:07     61s] Mean displacement: 6.51 um
[12/05 00:44:07     61s] Max displacement: 11.16 um (Instance: CORE/U1273) (1698.18, 1813.28) -> (1709.34, 1813.28)
[12/05 00:44:07     61s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/05 00:44:07     61s] Total instances moved : 7
[12/05 00:44:07     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.025, MEM:2529.9M
[12/05 00:44:07     61s] Total net bbox length = 2.289e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:07     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2529.9MB
[12/05 00:44:07     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2529.9MB) @(0:01:02 - 0:01:02).
[12/05 00:44:07     61s] *** Finished refinePlace (0:01:02 mem=2529.9M) ***
[12/05 00:44:07     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.2
[12/05 00:44:07     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.030, MEM:2529.9M
[12/05 00:44:07     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2529.9M
[12/05 00:44:07     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:2524.9M
[12/05 00:44:07     61s]     ClockRefiner summary
[12/05 00:44:07     61s]     All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 264).
[12/05 00:44:07     61s]     The largest move was 10.1 um for CORE/CTS_ccl_a_buf_00012.
[12/05 00:44:07     61s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 6).
[12/05 00:44:07     61s]     The largest move was 10.1 um for CORE/CTS_ccl_a_buf_00012.
[12/05 00:44:07     61s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 00:44:07     61s]     Revert refine place priority changes on 0 instances.
[12/05 00:44:07     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2524.9M
[12/05 00:44:07     61s] z: 2, totalTracks: 1
[12/05 00:44:07     61s] z: 4, totalTracks: 1
[12/05 00:44:07     61s] z: 6, totalTracks: 1
[12/05 00:44:07     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:07     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:     Starting CMU at level 3, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2524.9M
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:07     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2524.9M
[12/05 00:44:07     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2524.9MB).
[12/05 00:44:07     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2524.9M
[12/05 00:44:07     61s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:07     61s]     Disconnecting clock tree from netlist...
[12/05 00:44:07     61s]     Disconnecting clock tree from netlist done.
[12/05 00:44:07     61s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:07     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:2524.9M
[12/05 00:44:07     61s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s]     Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:07     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2524.9M
[12/05 00:44:07     61s] z: 2, totalTracks: 1
[12/05 00:44:07     61s] z: 4, totalTracks: 1
[12/05 00:44:07     61s] z: 6, totalTracks: 1
[12/05 00:44:07     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:07     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:     Starting CMU at level 3, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2524.9M
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:07     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2524.9M
[12/05 00:44:07     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2524.9M
[12/05 00:44:07     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2524.9MB).
[12/05 00:44:07     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2524.9M
[12/05 00:44:07     61s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:07     61s] End AAE Lib Interpolated Model. (MEM=2524.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:07     61s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:07     61s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     Clock tree legalization - Histogram:
[12/05 00:44:07     61s]     ====================================
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     ------------------------------------
[12/05 00:44:07     61s]     Movement (um)        Number of cells
[12/05 00:44:07     61s]     ------------------------------------
[12/05 00:44:07     61s]     [10.08,10.1808)             1
[12/05 00:44:07     61s]     [10.1808,10.2816)           0
[12/05 00:44:07     61s]     [10.2816,10.3824)           0
[12/05 00:44:07     61s]     [10.3824,10.4832)           0
[12/05 00:44:07     61s]     [10.4832,10.584)            0
[12/05 00:44:07     61s]     [10.584,10.6848)            0
[12/05 00:44:07     61s]     [10.6848,10.7856)           0
[12/05 00:44:07     61s]     [10.7856,10.8864)           0
[12/05 00:44:07     61s]     [10.8864,10.9872)           0
[12/05 00:44:07     61s]     [10.9872,11.088)            0
[12/05 00:44:07     61s]     ------------------------------------
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     Clock tree legalization - Top 10 Movements:
[12/05 00:44:07     61s]     ===========================================
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]     Movement (um)    Desired                Achieved               Node
[12/05 00:44:07     61s]                      location               location               
[12/05 00:44:07     61s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]         10.08        (1687.640,1823.360)    (1687.640,1813.280)    CTS_ccl_a_buf_00012 (a lib_cell BUF12CK) at (1687.640,1813.280), in power domain auto-default
[12/05 00:44:07     61s]          0           (1792.380,1827.220)    (1792.380,1827.220)    CTS_ccl_a_buf_00009 (a lib_cell BUF12CK) at (1788.080,1823.360), in power domain auto-default
[12/05 00:44:07     61s]          0           (1691.940,1827.220)    (1691.940,1827.220)    CTS_ccl_a_buf_00007 (a lib_cell BUF12CK) at (1687.640,1823.360), in power domain auto-default
[12/05 00:44:07     61s]          0           (1691.940,1796.980)    (1691.940,1796.980)    CTS_ccl_a_buf_00005 (a lib_cell BUF12CK) at (1687.640,1793.120), in power domain auto-default
[12/05 00:44:07     61s]          0           (1691.940,1817.140)    (1691.940,1817.140)    CTS_ccl_a_buf_00012 (a lib_cell BUF12CK) at (1687.640,1813.280), in power domain auto-default
[12/05 00:44:07     61s]          0           (773.720,3067.060)     (773.720,3067.060)     CTS_ccl_a_buf_00015 (a lib_cell BUF12CK) at (769.420,3063.200), in power domain auto-default
[12/05 00:44:07     61s]          0           (770.050,3180.080)     (770.050,3180.080)     cell I_CLK (a lib_cell XMD) at (747.100,3178.560), in power domain auto-default
[12/05 00:44:07     61s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]     
[12/05 00:44:07     61s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:07     61s]     Clock DAG stats after 'Clustering':
[12/05 00:44:07     61s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:07     61s]       misc counts      : r=1, pp=0
[12/05 00:44:07     61s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:07     61s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:07     61s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:07     61s]       wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.527pF, total=0.827pF
[12/05 00:44:07     61s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:07     61s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:07     61s]     Clock DAG net violations after 'Clustering':
[12/05 00:44:07     61s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:07     61s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/05 00:44:07     61s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.130ns min=0.000ns max=0.315ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:07     61s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.256ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:07     61s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/05 00:44:07     61s]        Bufs: BUF12CK: 5 
[12/05 00:44:07     61s]      Logics: XMD: 1 
[12/05 00:44:07     61s]     Primary reporting skew groups after 'Clustering':
[12/05 00:44:07     61s]       skew_group clk/func_mode: insertion delay [min=1.562, max=1.582, avg=1.573, sd=0.005], skew [0.020 vs 0.200], 100% {1.562, 1.582} (wid=0.121 ws=0.023) (gid=1.465 gs=0.004)
[12/05 00:44:07     61s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:07     61s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:07     61s]     Skew group summary after 'Clustering':
[12/05 00:44:07     61s]       skew_group clk/func_mode: insertion delay [min=1.562, max=1.582, avg=1.573, sd=0.005], skew [0.020 vs 0.200], 100% {1.562, 1.582} (wid=0.121 ws=0.023) (gid=1.465 gs=0.004)
[12/05 00:44:07     61s]     Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:07     61s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   Post-Clustering Statistics Report
[12/05 00:44:07     61s]   =================================
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   Fanout Statistics:
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/05 00:44:07     61s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   Trunk         5       1.400       1         3        0.894      {4 <= 1, 1 <= 3}
[12/05 00:44:07     61s]   Leaf          3      86.000      81        90        4.583      {1 <= 82, 1 <= 88, 1 <= 90}
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   Clustering Failure Statistics:
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   --------------------------------
[12/05 00:44:07     61s]   Net Type    Clusters    Clusters
[12/05 00:44:07     61s]               Tried       Failed
[12/05 00:44:07     61s]   --------------------------------
[12/05 00:44:07     61s]   Trunk          2           0
[12/05 00:44:07     61s]   Leaf           3           0
[12/05 00:44:07     61s]   --------------------------------
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   Clustering Partition Statistics:
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[12/05 00:44:07     61s]               Fraction    Fraction    Count        Size       Size    Size    Size
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   Trunk        0.000       1.000          2          2.000      1       3       1.414
[12/05 00:44:07     61s]   Leaf         0.000       1.000          1        258.000    258     258       0.000
[12/05 00:44:07     61s]   -------------------------------------------------------------------------------------
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   
[12/05 00:44:07     61s]   Looking for fanout violations...
[12/05 00:44:07     61s]   Looking for fanout violations done.
[12/05 00:44:07     61s]   CongRepair After Initial Clustering...
[12/05 00:44:07     61s]   Reset timing graph...
[12/05 00:44:07     61s] Ignoring AAE DB Resetting ...
[12/05 00:44:07     61s]   Reset timing graph done.
[12/05 00:44:07     61s]   Leaving CCOpt scope - Early Global Route...
[12/05 00:44:07     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2563.0M
[12/05 00:44:07     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2563.0M
[12/05 00:44:07     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2563.0M
[12/05 00:44:07     61s] All LLGs are deleted
[12/05 00:44:07     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2563.0M
[12/05 00:44:07     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2563.0M
[12/05 00:44:07     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:2525.0M
[12/05 00:44:07     61s]   Clock implementation routing...
[12/05 00:44:07     61s] Net route status summary:
[12/05 00:44:07     61s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:07     61s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:07     61s]     Routing using eGR only...
[12/05 00:44:07     61s]       Early Global Route - eGR only step...
[12/05 00:44:07     61s] (ccopt eGR): There are 7 nets for routing of which 6 have one or more fixed wires.
[12/05 00:44:07     61s] (ccopt eGR): Start to route 7 all nets
[12/05 00:44:07     61s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Import and model ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Create place DB ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Import place data ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read instances and placement ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read nets ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Create route DB ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       == Non-default Options ==
[12/05 00:44:07     61s] (I)       Clean congestion better                            : true
[12/05 00:44:07     61s] (I)       Estimate vias on DPT layer                         : true
[12/05 00:44:07     61s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 00:44:07     61s] (I)       Layer constraints as soft constraints              : true
[12/05 00:44:07     61s] (I)       Soft top layer                                     : true
[12/05 00:44:07     61s] (I)       Skip prospective layer relax nets                  : true
[12/05 00:44:07     61s] (I)       Better NDR handling                                : true
[12/05 00:44:07     61s] (I)       Improved NDR modeling in LA                        : true
[12/05 00:44:07     61s] (I)       Routing cost fix for NDR handling                  : true
[12/05 00:44:07     61s] (I)       Update initial WL after Phase 1a                   : true
[12/05 00:44:07     61s] (I)       Block tracks for preroutes                         : true
[12/05 00:44:07     61s] (I)       Assign IRoute by net group key                     : true
[12/05 00:44:07     61s] (I)       Block unroutable channels                          : true
[12/05 00:44:07     61s] (I)       Block unroutable channel fix                       : true
[12/05 00:44:07     61s] (I)       Block unroutable channels 3D                       : true
[12/05 00:44:07     61s] (I)       Bound layer relaxed segment wl                     : true
[12/05 00:44:07     61s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 00:44:07     61s] (I)       Blocked pin reach length threshold                 : 2
[12/05 00:44:07     61s] (I)       Check blockage within NDR space in TA              : true
[12/05 00:44:07     61s] (I)       Skip must join for term with via pillar            : true
[12/05 00:44:07     61s] (I)       Model find APA for IO pin                          : true
[12/05 00:44:07     61s] (I)       On pin location for off pin term                   : true
[12/05 00:44:07     61s] (I)       Handle EOL spacing                                 : true
[12/05 00:44:07     61s] (I)       Merge PG vias by gap                               : true
[12/05 00:44:07     61s] (I)       Maximum routing layer                              : 6
[12/05 00:44:07     61s] (I)       Route selected nets only                           : true
[12/05 00:44:07     61s] (I)       Refine MST                                         : true
[12/05 00:44:07     61s] (I)       Honor PRL                                          : true
[12/05 00:44:07     61s] (I)       Strong congestion aware                            : true
[12/05 00:44:07     61s] (I)       Improved initial location for IRoutes              : true
[12/05 00:44:07     61s] (I)       Multi panel TA                                     : true
[12/05 00:44:07     61s] (I)       Penalize wire overlap                              : true
[12/05 00:44:07     61s] (I)       Expand small instance blockage                     : true
[12/05 00:44:07     61s] (I)       Reduce via in TA                                   : true
[12/05 00:44:07     61s] (I)       SS-aware routing                                   : true
[12/05 00:44:07     61s] (I)       Improve tree edge sharing                          : true
[12/05 00:44:07     61s] (I)       Improve 2D via estimation                          : true
[12/05 00:44:07     61s] (I)       Refine Steiner tree                                : true
[12/05 00:44:07     61s] (I)       Build spine tree                                   : true
[12/05 00:44:07     61s] (I)       Model pass through capacity                        : true
[12/05 00:44:07     61s] (I)       Extend blockages by a half GCell                   : true
[12/05 00:44:07     61s] (I)       Consider pin shapes                                : true
[12/05 00:44:07     61s] (I)       Consider pin shapes for all nodes                  : true
[12/05 00:44:07     61s] (I)       Consider NR APA                                    : true
[12/05 00:44:07     61s] (I)       Consider IO pin shape                              : true
[12/05 00:44:07     61s] (I)       Fix pin connection bug                             : true
[12/05 00:44:07     61s] (I)       Consider layer RC for local wires                  : true
[12/05 00:44:07     61s] (I)       LA-aware pin escape length                         : 2
[12/05 00:44:07     61s] (I)       Connect multiple ports                             : true
[12/05 00:44:07     61s] (I)       Split for must join                                : true
[12/05 00:44:07     61s] (I)       Number of threads                                  : 1
[12/05 00:44:07     61s] (I)       Routing effort level                               : 10000
[12/05 00:44:07     61s] (I)       Special modeling for N7                            : 0
[12/05 00:44:07     61s] (I)       Special modeling for N6                            : 0
[12/05 00:44:07     61s] (I)       Special modeling for N2                            : 0
[12/05 00:44:07     61s] (I)       Special modeling for N3 v9                         : 0
[12/05 00:44:07     61s] (I)       Special modeling for N5 v6                         : 0
[12/05 00:44:07     61s] (I)       Special modeling for N5PPv2                        : 0
[12/05 00:44:07     61s] (I)       Special settings for S3                            : 0
[12/05 00:44:07     61s] (I)       Special settings for S4                            : 0
[12/05 00:44:07     61s] (I)       Special settings for S5 v2                         : 0
[12/05 00:44:07     61s] (I)       Special settings for S7                            : 0
[12/05 00:44:07     61s] (I)       Special settings for S8 v6                         : 0
[12/05 00:44:07     61s] (I)       Prefer layer length threshold                      : 8
[12/05 00:44:07     61s] (I)       Overflow penalty cost                              : 10
[12/05 00:44:07     61s] (I)       A-star cost                                        : 0.300000
[12/05 00:44:07     61s] (I)       Misalignment cost                                  : 10.000000
[12/05 00:44:07     61s] (I)       Threshold for short IRoute                         : 6
[12/05 00:44:07     61s] (I)       Via cost during post routing                       : 1.000000
[12/05 00:44:07     61s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 00:44:07     61s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 00:44:07     61s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 00:44:07     61s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 00:44:07     61s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 00:44:07     61s] (I)       PG-aware similar topology routing                  : true
[12/05 00:44:07     61s] (I)       Maze routing via cost fix                          : true
[12/05 00:44:07     61s] (I)       Apply PRL on PG terms                              : true
[12/05 00:44:07     61s] (I)       Apply PRL on obs objects                           : true
[12/05 00:44:07     61s] (I)       Handle range-type spacing rules                    : true
[12/05 00:44:07     61s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 00:44:07     61s] (I)       Parallel spacing query fix                         : true
[12/05 00:44:07     61s] (I)       Force source to root IR                            : true
[12/05 00:44:07     61s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 00:44:07     61s] (I)       Do not relax to DPT layer                          : true
[12/05 00:44:07     61s] (I)       No DPT in post routing                             : true
[12/05 00:44:07     61s] (I)       Modeling PG via merging fix                        : true
[12/05 00:44:07     61s] (I)       Shield aware TA                                    : true
[12/05 00:44:07     61s] (I)       Strong shield aware TA                             : true
[12/05 00:44:07     61s] (I)       Overflow calculation fix in LA                     : true
[12/05 00:44:07     61s] (I)       Post routing fix                                   : true
[12/05 00:44:07     61s] (I)       Strong post routing                                : true
[12/05 00:44:07     61s] (I)       NDR via pillar fix                                 : true
[12/05 00:44:07     61s] (I)       Violation on path threshold                        : 1
[12/05 00:44:07     61s] (I)       Pass through capacity modeling                     : true
[12/05 00:44:07     61s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 00:44:07     61s] (I)       Select term pin box for io pin                     : true
[12/05 00:44:07     61s] (I)       Penalize NDR sharing                               : true
[12/05 00:44:07     61s] (I)       Keep fixed segments                                : true
[12/05 00:44:07     61s] (I)       Reorder net groups by key                          : true
[12/05 00:44:07     61s] (I)       Increase net scenic ratio                          : true
[12/05 00:44:07     61s] (I)       Method to set GCell size                           : row
[12/05 00:44:07     61s] (I)       Connect multiple ports and must join fix           : true
[12/05 00:44:07     61s] (I)       Avoid high resistance layers                       : true
[12/05 00:44:07     61s] (I)       Fix unreachable term connection                    : true
[12/05 00:44:07     61s] (I)       Model find APA for IO pin fix                      : true
[12/05 00:44:07     61s] (I)       Avoid connecting non-metal layers                  : true
[12/05 00:44:07     61s] (I)       Use track pitch for NDR                            : true
[12/05 00:44:07     61s] (I)       Top layer relaxation fix                           : true
[12/05 00:44:07     61s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:07     61s] (I)       Started Import route data (1T) ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       ============== Pin Summary ==============
[12/05 00:44:07     61s] (I)       +-------+--------+---------+------------+
[12/05 00:44:07     61s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:07     61s] (I)       +-------+--------+---------+------------+
[12/05 00:44:07     61s] (I)       |     1 |   5104 |  100.00 |        Pin |
[12/05 00:44:07     61s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:07     61s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:07     61s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:07     61s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:07     61s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:07     61s] (I)       +-------+--------+---------+------------+
[12/05 00:44:07     61s] (I)       Use row-based GCell size
[12/05 00:44:07     61s] (I)       Use row-based GCell align
[12/05 00:44:07     61s] (I)       GCell unit size   : 5040
[12/05 00:44:07     61s] (I)       GCell multiplier  : 1
[12/05 00:44:07     61s] (I)       GCell row height  : 5040
[12/05 00:44:07     61s] (I)       Actual row height : 5040
[12/05 00:44:07     61s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:07     61s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:07     61s] [NR-eGR] metal1 has no routable track
[12/05 00:44:07     61s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:07     61s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:07     61s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:07     61s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:07     61s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:07     61s] (I)       =================== Default via ====================
[12/05 00:44:07     61s] (I)       +---+------------------+---------------------------+
[12/05 00:44:07     61s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:44:07     61s] (I)       +---+------------------+---------------------------+
[12/05 00:44:07     61s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:44:07     61s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:44:07     61s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:44:07     61s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:44:07     61s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:44:07     61s] (I)       +---+------------------+---------------------------+
[12/05 00:44:07     61s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read routing blockages ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read instance blockages ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read PG blockages ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] [NR-eGR] Read 354 PG shapes
[12/05 00:44:07     61s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read boundary cut boxes ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:07     61s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:07     61s] [NR-eGR] #PG Blockages       : 354
[12/05 00:44:07     61s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:07     61s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:07     61s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read blackboxes ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:07     61s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read prerouted ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:44:07     61s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read unlegalized nets ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Started Read nets ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] [NR-eGR] Read numTotalNets=1335  numIgnoredNets=1328
[12/05 00:44:07     61s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 00:44:07     61s] (I)       Started Set up via pillars ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:07     61s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2525.04 MB )
[12/05 00:44:07     61s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2527.04 MB )
[12/05 00:44:07     61s] (I)       Model blockages into capacity
[12/05 00:44:07     61s] (I)       Read Num Blocks=46709  Num Prerouted Wires=0  Num CS=0
[12/05 00:44:07     61s] (I)       Started Initialize 3D capacity ( Curr Mem: 2527.04 MB )
[12/05 00:44:07     61s] (I)       Layer 1 (V) : #blockages 33592 : #preroutes 0
[12/05 00:44:07     61s] (I)       Layer 2 (H) : #blockages 11225 : #preroutes 0
[12/05 00:44:07     61s] (I)       Layer 3 (V) : #blockages 668 : #preroutes 0
[12/05 00:44:07     61s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:44:07     61s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:07     61s] (I)       Finished Initialize 3D capacity ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       -- layer congestion ratio --
[12/05 00:44:07     61s] (I)       Layer 1 : 0.100000
[12/05 00:44:07     61s] (I)       Layer 2 : 0.700000
[12/05 00:44:07     61s] (I)       Layer 3 : 0.700000
[12/05 00:44:07     61s] (I)       Layer 4 : 1.000000
[12/05 00:44:07     61s] (I)       Layer 5 : 1.000000
[12/05 00:44:07     61s] (I)       Layer 6 : 1.000000
[12/05 00:44:07     61s] (I)       ----------------------------
[12/05 00:44:07     61s] (I)       Started Move terms for access ( Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Moved 1 terms for better access 
[12/05 00:44:07     61s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Number of ignored nets                =      0
[12/05 00:44:07     61s] (I)       Number of connected nets              =      0
[12/05 00:44:07     61s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of clock nets                  =      7.  Ignored: No
[12/05 00:44:07     61s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:07     61s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:07     61s] (I)       Finished Import route data (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Finished Create route DB ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Started Read aux data ( Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Started Others data preparation ( Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[12/05 00:44:07     61s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Started Create route kernel ( Curr Mem: 2537.04 MB )
[12/05 00:44:07     61s] (I)       Ndr track 0 does not exist
[12/05 00:44:07     61s] (I)       Ndr track 0 does not exist
[12/05 00:44:07     61s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:07     61s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:07     61s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:07     61s] (I)       Site width          :   620  (dbu)
[12/05 00:44:07     61s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:07     61s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:07     61s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:07     61s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:07     61s] (I)       Grid                :   659   658     6
[12/05 00:44:07     61s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:07     61s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:07     61s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:07     61s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:07     61s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:07     61s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:07     61s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:07     61s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:07     61s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:07     61s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:07     61s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:07     61s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:07     61s] (I)       --------------------------------------------------------
[12/05 00:44:07     61s] 
[12/05 00:44:07     61s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:07     61s] [NR-eGR] Rule id: 0  Nets: 6 
[12/05 00:44:07     61s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:07     61s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:07     61s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:07     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:07     61s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 00:44:07     61s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:07     61s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:07     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:07     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:07     61s] [NR-eGR] ========================================
[12/05 00:44:07     61s] [NR-eGR] 
[12/05 00:44:07     61s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:07     61s] (I)       blocked tracks on layer2 : = 1067866 / 3524906 (30.29%)
[12/05 00:44:07     61s] (I)       blocked tracks on layer3 : = 1174935 / 3905234 (30.09%)
[12/05 00:44:07     61s] (I)       blocked tracks on layer4 : = 385695 / 3524906 (10.94%)
[12/05 00:44:07     61s] (I)       blocked tracks on layer5 : = 425248 / 3905234 (10.89%)
[12/05 00:44:07     61s] (I)       blocked tracks on layer6 : = 98681 / 880404 (11.21%)
[12/05 00:44:07     61s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:07     61s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:07     61s] (I)       Reset routing kernel
[12/05 00:44:07     61s] (I)       Started Global Routing ( Curr Mem: 2561.04 MB )
[12/05 00:44:07     61s] (I)       Started Initialization ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       totalPins=269  totalGlobalPin=268 (99.63%)
[12/05 00:44:08     61s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Started Net group 1 ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Started Generate topology ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       total 2D Cap : 5893182 = (2742701 H, 3150481 V)
[12/05 00:44:08     61s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1a Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1a ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Started Pattern routing (1T) ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:08     61s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1b Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1b ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2561.04 MB )
[12/05 00:44:08     61s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.957280e+03um
[12/05 00:44:08     61s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1c Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1c ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Two level routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:08     61s] (I)       Started Two Level Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1d Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1d ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Detoured routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1e Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1e ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Route legalization ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.957280e+03um
[12/05 00:44:08     61s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1f Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1f ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Congestion clean ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Usage: 1182 = (548 H, 634 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.195e+03um V)
[12/05 00:44:08     61s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       
[12/05 00:44:08     61s] (I)       ============  Phase 1g Route ============
[12/05 00:44:08     61s] (I)       Started Phase 1g ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     61s] (I)       Started Post Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1171 = (543 H, 628 V) = (0.02% H, 0.02% V) = (2.737e+03um H, 3.165e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       numNets=6  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=945
[12/05 00:44:08     62s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1h Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1h ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Post Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1172 = (545 H, 627 V) = (0.02% H, 0.02% V) = (2.747e+03um H, 3.160e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Layer assignment (1T) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Net group 2 ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Generate topology ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       total 2D Cap : 10174793 = (6239830 H, 3934963 V)
[12/05 00:44:08     62s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1a Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1a ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern routing (1T) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:08     62s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1b Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1b ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.086240e+03um
[12/05 00:44:08     62s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1c Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1c ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Two level routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:08     62s] (I)       Started Two Level Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1d Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1d ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Detoured routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1e Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1e ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Route legalization ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.086240e+03um
[12/05 00:44:08     62s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1f Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1f ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Congestion clean ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1406 = (676 H, 730 V) = (0.01% H, 0.02% V) = (3.407e+03um H, 3.679e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1g Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1g ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Post Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1398 = (673 H, 725 V) = (0.01% H, 0.02% V) = (3.392e+03um H, 3.654e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[12/05 00:44:08     62s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1h Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1h ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Post Routing ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1398 = (673 H, 725 V) = (0.01% H, 0.02% V) = (3.392e+03um H, 3.654e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Net group 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Net group 3 ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Generate topology ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       total 2D Cap : 12643930 = (6239830 H, 6404100 V)
[12/05 00:44:08     62s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1a Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1a ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern routing (1T) ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/05 00:44:08     62s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Started Add via demand to 2D ( Curr Mem: 2567.66 MB )
[12/05 00:44:08     62s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1b Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1b ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.364320e+03um
[12/05 00:44:08     62s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 00:44:08     62s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:08     62s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1c Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1c ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Two level routing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:08     62s] (I)       Started Two Level Routing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1d Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1d ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Detoured routing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1e Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1e ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Route legalization ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.364320e+03um
[12/05 00:44:08     62s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1f Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1f ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Congestion clean ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1g Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1g ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Post Routing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1h Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1h ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Post Routing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 1858 = (933 H, 925 V) = (0.01% H, 0.01% V) = (4.702e+03um H, 4.662e+03um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Layer assignment (1T) ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Net group 3 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:08     62s] [NR-eGR]                        OverCon            
[12/05 00:44:08     62s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:08     62s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 00:44:08     62s] [NR-eGR] ----------------------------------------------
[12/05 00:44:08     62s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR] ----------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR] 
[12/05 00:44:08     62s] (I)       Finished Global Routing ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Export 3D cong map ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       total 2D Cap : 12657354 = (6247008 H, 6410346 V)
[12/05 00:44:08     62s] (I)       Started Export 2D cong map ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:08     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:08     62s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       ============= Track Assignment ============
[12/05 00:44:08     62s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Track Assignment ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:08     62s] (I)       Current Track Assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Run single-thread track assignment
[12/05 00:44:08     62s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Export ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Export DB wires ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Export all nets ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Set wire vias ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4928
[12/05 00:44:08     62s] [NR-eGR] metal2  (2V) length: 9.578385e+04um, number of vias: 7093
[12/05 00:44:08     62s] [NR-eGR] metal3  (3H) length: 1.091473e+05um, number of vias: 832
[12/05 00:44:08     62s] [NR-eGR] metal4  (4V) length: 2.812801e+04um, number of vias: 187
[12/05 00:44:08     62s] [NR-eGR] metal5  (5H) length: 1.132308e+04um, number of vias: 3
[12/05 00:44:08     62s] [NR-eGR] metal6  (6V) length: 3.528000e+01um, number of vias: 0
[12/05 00:44:08     62s] [NR-eGR] Total length: 2.444175e+05um, number of vias: 13043
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Total eGR-routed clock nets wire length: 6.038420e+03um 
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Report for selected net(s) only.
[12/05 00:44:08     62s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 268
[12/05 00:44:08     62s] [NR-eGR] metal2  (2V) length: 6.283200e+02um, number of vias: 278
[12/05 00:44:08     62s] [NR-eGR] metal3  (3H) length: 2.810980e+03um, number of vias: 142
[12/05 00:44:08     62s] [NR-eGR] metal4  (4V) length: 2.574320e+03um, number of vias: 4
[12/05 00:44:08     62s] [NR-eGR] metal5  (5H) length: 2.480000e+01um, number of vias: 0
[12/05 00:44:08     62s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 00:44:08     62s] [NR-eGR] Total length: 6.038420e+03um, number of vias: 692
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Total routed clock nets wire length: 6.038420e+03um, number of vias: 692
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] (I)       Started Update net boxes ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Update timing ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Started Postprocess design ( Curr Mem: 2574.29 MB )
[12/05 00:44:08     62s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 00:44:08     62s]     Routing using eGR only done.
[12/05 00:44:08     62s] Net route status summary:
[12/05 00:44:08     62s]   Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:08     62s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] CCOPT: Done with clock implementation routing.
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s]   Clock implementation routing done.
[12/05 00:44:08     62s]   Fixed 6 wires.
[12/05 00:44:08     62s]   CCOpt: Starting congestion repair using flow wrapper...
[12/05 00:44:08     62s]     Congestion Repair...
[12/05 00:44:08     62s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:02.2/0:07:10.4 (0.1), mem = 2546.3M
[12/05 00:44:08     62s] Info: Disable timing driven in postCTS congRepair.
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] Starting congRepair ...
[12/05 00:44:08     62s] User Input Parameters:
[12/05 00:44:08     62s] - Congestion Driven    : On
[12/05 00:44:08     62s] - Timing Driven        : Off
[12/05 00:44:08     62s] - Area-Violation Based : On
[12/05 00:44:08     62s] - Start Rollback Level : -5
[12/05 00:44:08     62s] - Legalized            : On
[12/05 00:44:08     62s] - Window Based         : Off
[12/05 00:44:08     62s] - eDen incr mode       : Off
[12/05 00:44:08     62s] - Small incr mode      : Off
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2546.3M
[12/05 00:44:08     62s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2546.3M
[12/05 00:44:08     62s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2546.3M
[12/05 00:44:08     62s] Starting Early Global Route congestion estimation: mem = 2546.3M
[12/05 00:44:08     62s] (I)       Started Import and model ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Create place DB ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Import place data ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read instances and placement ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read nets ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Create route DB ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       == Non-default Options ==
[12/05 00:44:08     62s] (I)       Maximum routing layer                              : 6
[12/05 00:44:08     62s] (I)       Number of threads                                  : 1
[12/05 00:44:08     62s] (I)       Use non-blocking free Dbs wires                    : false
[12/05 00:44:08     62s] (I)       Method to set GCell size                           : row
[12/05 00:44:08     62s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:08     62s] (I)       Started Import route data (1T) ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       ============== Pin Summary ==============
[12/05 00:44:08     62s] (I)       +-------+--------+---------+------------+
[12/05 00:44:08     62s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:08     62s] (I)       +-------+--------+---------+------------+
[12/05 00:44:08     62s] (I)       |     1 |   5104 |  100.00 |        Pin |
[12/05 00:44:08     62s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:08     62s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:08     62s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:08     62s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:08     62s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:08     62s] (I)       +-------+--------+---------+------------+
[12/05 00:44:08     62s] (I)       Use row-based GCell size
[12/05 00:44:08     62s] (I)       Use row-based GCell align
[12/05 00:44:08     62s] (I)       GCell unit size   : 5040
[12/05 00:44:08     62s] (I)       GCell multiplier  : 1
[12/05 00:44:08     62s] (I)       GCell row height  : 5040
[12/05 00:44:08     62s] (I)       Actual row height : 5040
[12/05 00:44:08     62s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:08     62s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:08     62s] [NR-eGR] metal1 has no routable track
[12/05 00:44:08     62s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:08     62s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:08     62s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:08     62s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:08     62s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:08     62s] (I)       =================== Default via ====================
[12/05 00:44:08     62s] (I)       +---+------------------+---------------------------+
[12/05 00:44:08     62s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:44:08     62s] (I)       +---+------------------+---------------------------+
[12/05 00:44:08     62s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:44:08     62s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:44:08     62s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:44:08     62s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:44:08     62s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:44:08     62s] (I)       +---+------------------+---------------------------+
[12/05 00:44:08     62s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read routing blockages ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read instance blockages ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read PG blockages ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Read 55439 PG shapes
[12/05 00:44:08     62s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read boundary cut boxes ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:08     62s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:08     62s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:44:08     62s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:08     62s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:08     62s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read blackboxes ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:08     62s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read prerouted ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 679
[12/05 00:44:08     62s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read unlegalized nets ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read nets ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Read numTotalNets=1335  numIgnoredNets=6
[12/05 00:44:08     62s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Set up via pillars ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:08     62s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Model blockages into capacity
[12/05 00:44:08     62s] (I)       Read Num Blocks=61559  Num Prerouted Wires=679  Num CS=0
[12/05 00:44:08     62s] (I)       Started Initialize 3D capacity ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 373
[12/05 00:44:08     62s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 255
[12/05 00:44:08     62s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 49
[12/05 00:44:08     62s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 2
[12/05 00:44:08     62s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:08     62s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       -- layer congestion ratio --
[12/05 00:44:08     62s] (I)       Layer 1 : 0.100000
[12/05 00:44:08     62s] (I)       Layer 2 : 0.700000
[12/05 00:44:08     62s] (I)       Layer 3 : 0.700000
[12/05 00:44:08     62s] (I)       Layer 4 : 0.700000
[12/05 00:44:08     62s] (I)       Layer 5 : 0.700000
[12/05 00:44:08     62s] (I)       Layer 6 : 0.700000
[12/05 00:44:08     62s] (I)       ----------------------------
[12/05 00:44:08     62s] (I)       Number of ignored nets                =      6
[12/05 00:44:08     62s] (I)       Number of connected nets              =      0
[12/05 00:44:08     62s] (I)       Number of fixed nets                  =      6.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of clock nets                  =      7.  Ignored: No
[12/05 00:44:08     62s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:08     62s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:08     62s] (I)       Finished Import route data (1T) ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Read aux data ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Others data preparation ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Started Create route kernel ( Curr Mem: 2546.29 MB )
[12/05 00:44:08     62s] (I)       Ndr track 0 does not exist
[12/05 00:44:08     62s] (I)       Ndr track 0 does not exist
[12/05 00:44:08     62s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:08     62s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:08     62s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:08     62s] (I)       Site width          :   620  (dbu)
[12/05 00:44:08     62s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:08     62s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:08     62s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:08     62s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:08     62s] (I)       Grid                :   659   658     6
[12/05 00:44:08     62s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:08     62s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:08     62s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:08     62s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:08     62s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:08     62s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:08     62s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:08     62s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:08     62s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:08     62s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:08     62s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:08     62s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:08     62s] (I)       --------------------------------------------------------
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:08     62s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 00:44:08     62s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:08     62s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:08     62s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:08     62s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:08     62s] [NR-eGR] Rule id: 1  Nets: 1242 
[12/05 00:44:08     62s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:08     62s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:08     62s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:08     62s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:08     62s] [NR-eGR] ========================================
[12/05 00:44:08     62s] [NR-eGR] 
[12/05 00:44:08     62s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:08     62s] (I)       blocked tracks on layer2 : = 1082537 / 3524906 (30.71%)
[12/05 00:44:08     62s] (I)       blocked tracks on layer3 : = 1190552 / 3905234 (30.49%)
[12/05 00:44:08     62s] (I)       blocked tracks on layer4 : = 401267 / 3524906 (11.38%)
[12/05 00:44:08     62s] (I)       blocked tracks on layer5 : = 441015 / 3905234 (11.29%)
[12/05 00:44:08     62s] (I)       blocked tracks on layer6 : = 101999 / 880404 (11.59%)
[12/05 00:44:08     62s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Reset routing kernel
[12/05 00:44:08     62s] (I)       Started Global Routing ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Started Initialization ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       totalPins=4660  totalGlobalPin=4584 (98.37%)
[12/05 00:44:08     62s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Started Net group 1 ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Started Generate topology ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       total 2D Cap : 12579166 = (6207857 H, 6371309 V)
[12/05 00:44:08     62s] [NR-eGR] Layer group 1: route 1242 net(s) in layer range [2, 6]
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1a Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1a ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern routing (1T) ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:08     62s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Usage: 46804 = (23178 H, 23626 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:08     62s] (I)       Started Add via demand to 2D ( Curr Mem: 2563.66 MB )
[12/05 00:44:08     62s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1b Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1b ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 46804 = (23178 H, 23626 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:08     62s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:08     62s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/05 00:44:08     62s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:08     62s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1c Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1c ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Two level routing ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:08     62s] (I)       Started Two Level Routing ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 46804 = (23178 H, 23626 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1d Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1d ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Detoured routing ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 46804 = (23178 H, 23626 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:08     62s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1e Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1e ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Route legalization ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Usage: 46804 = (23178 H, 23626 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:08     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:08     62s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] (I)       ============  Phase 1l Route ============
[12/05 00:44:08     62s] (I)       Started Phase 1l ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Layer assignment (1T) ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Clean cong LA ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 00:44:08     62s] (I)       Layer  2:    2453662     20887         5      784419     2735151    (22.29%) 
[12/05 00:44:08     62s] (I)       Layer  3:    2726031     22703         1      865755     3030921    (22.22%) 
[12/05 00:44:08     62s] (I)       Layer  4:    3134989      6801         0      355677     3163892    (10.11%) 
[12/05 00:44:08     62s] (I)       Layer  5:    3475694      2503         0      392166     3504510    (10.06%) 
[12/05 00:44:08     62s] (I)       Layer  6:     780907        59         0       93061      786831    (10.58%) 
[12/05 00:44:08     62s] (I)       Total:      12571283     52953         6     2491078    13221305    (15.85%) 
[12/05 00:44:08     62s] (I)       
[12/05 00:44:08     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:08     62s] [NR-eGR]                        OverCon            
[12/05 00:44:08     62s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:08     62s] [NR-eGR]       Layer                (1)    OverCon 
[12/05 00:44:08     62s] [NR-eGR] ----------------------------------------------
[12/05 00:44:08     62s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal2  (2)         5( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR] ----------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/05 00:44:08     62s] [NR-eGR] 
[12/05 00:44:08     62s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Export 3D cong map ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       total 2D Cap : 12584506 = (6210220 H, 6374286 V)
[12/05 00:44:08     62s] (I)       Started Export 2D cong map ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:08     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:08     62s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2570.3M
[12/05 00:44:08     62s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.312, MEM:2570.3M
[12/05 00:44:08     62s] OPERPROF: Starting HotSpotCal at level 1, MEM:2570.3M
[12/05 00:44:08     62s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:08     62s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 00:44:08     62s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:08     62s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 00:44:08     62s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:08     62s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 00:44:08     62s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 00:44:08     62s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2570.3M
[12/05 00:44:08     62s] Skipped repairing congestion.
[12/05 00:44:08     62s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2570.3M
[12/05 00:44:08     62s] Starting Early Global Route wiring: mem = 2570.3M
[12/05 00:44:08     62s] (I)       ============= Track Assignment ============
[12/05 00:44:08     62s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Track Assignment (1T) ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:08     62s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Run Multi-thread track assignment
[12/05 00:44:08     62s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Export ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Export DB wires ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Export all nets ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Started Set wire vias ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4928
[12/05 00:44:08     62s] [NR-eGR] metal2  (2V) length: 9.502729e+04um, number of vias: 7018
[12/05 00:44:08     62s] [NR-eGR] metal3  (3H) length: 1.078899e+05um, number of vias: 910
[12/05 00:44:08     62s] [NR-eGR] metal4  (4V) length: 2.863901e+04um, number of vias: 266
[12/05 00:44:08     62s] [NR-eGR] metal5  (5H) length: 1.258593e+04um, number of vias: 12
[12/05 00:44:08     62s] [NR-eGR] metal6  (6V) length: 3.063200e+02um, number of vias: 0
[12/05 00:44:08     62s] [NR-eGR] Total length: 2.444485e+05um, number of vias: 13134
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 00:44:08     62s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:08     62s] (I)       Started Update net boxes ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Update timing ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Started Postprocess design ( Curr Mem: 2570.29 MB )
[12/05 00:44:08     62s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.29 MB )
[12/05 00:44:08     62s] Early Global Route wiring runtime: 0.08 seconds, mem = 2547.3M
[12/05 00:44:08     62s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.085, MEM:2547.3M
[12/05 00:44:08     62s] Tdgp not successfully inited but do clear! skip clearing
[12/05 00:44:08     62s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[12/05 00:44:08     62s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:02.6/0:07:10.9 (0.1), mem = 2547.3M
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] =============================================================================================
[12/05 00:44:08     62s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/05 00:44:08     62s] =============================================================================================
[12/05 00:44:08     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:08     62s] ---------------------------------------------------------------------------------------------
[12/05 00:44:08     62s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:08     62s] ---------------------------------------------------------------------------------------------
[12/05 00:44:08     62s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:08     62s] ---------------------------------------------------------------------------------------------
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s]     Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 00:44:08     62s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/05 00:44:08     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.3M
[12/05 00:44:08     62s] z: 2, totalTracks: 1
[12/05 00:44:08     62s] z: 4, totalTracks: 1
[12/05 00:44:08     62s] z: 6, totalTracks: 1
[12/05 00:44:08     62s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:44:08     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2547.3M
[12/05 00:44:08     62s] Core basic site is core_5040
[12/05 00:44:08     62s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2547.3M
[12/05 00:44:08     62s] Fast DP-INIT is on for default
[12/05 00:44:08     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:44:08     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:     Starting CMU at level 3, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:08     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.3M
[12/05 00:44:08     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2547.3M
[12/05 00:44:08     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.3MB).
[12/05 00:44:08     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2547.3M
[12/05 00:44:08     62s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/05 00:44:08     62s]   Leaving CCOpt scope - extractRC...
[12/05 00:44:08     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 00:44:08     62s] Extraction called for design 'CHIP' of instances=1355 and nets=1339 using extraction engine 'preRoute' .
[12/05 00:44:08     62s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:44:08     62s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:44:08     62s] PreRoute RC Extraction called for design CHIP.
[12/05 00:44:08     62s] RC Extraction called in multi-corner(1) mode.
[12/05 00:44:08     62s] RCMode: PreRoute
[12/05 00:44:08     62s]       RC Corner Indexes            0   
[12/05 00:44:08     62s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:44:08     62s] Resistance Scaling Factor    : 1.00000 
[12/05 00:44:08     62s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:44:08     62s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:44:08     62s] Shrink Factor                : 1.00000
[12/05 00:44:08     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:44:08     62s] Using capacitance table file ...
[12/05 00:44:08     62s] 
[12/05 00:44:08     62s] Trim Metal Layers:
[12/05 00:44:08     62s] LayerId::1 widthSet size::4
[12/05 00:44:08     62s] LayerId::2 widthSet size::4
[12/05 00:44:08     62s] LayerId::3 widthSet size::4
[12/05 00:44:08     62s] LayerId::4 widthSet size::4
[12/05 00:44:08     62s] LayerId::5 widthSet size::4
[12/05 00:44:08     62s] LayerId::6 widthSet size::2
[12/05 00:44:08     62s] Updating RC grid for preRoute extraction ...
[12/05 00:44:08     62s] eee: pegSigSF::1.070000
[12/05 00:44:08     62s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:08     62s] Initializing multi-corner resistance tables ...
[12/05 00:44:08     62s] eee: l::1 avDens::0.106169 usedTrk::33822.020247 availTrk::318568.632279 sigTrk::33822.020247
[12/05 00:44:08     62s] eee: l::2 avDens::0.036681 usedTrk::11032.933726 availTrk::300776.927014 sigTrk::11032.933726
[12/05 00:44:08     62s] eee: l::3 avDens::0.034083 usedTrk::11325.125194 availTrk::332282.749876 sigTrk::11325.125194
[12/05 00:44:08     62s] eee: l::4 avDens::0.022055 usedTrk::590.654960 availTrk::26781.466037 sigTrk::590.654960
[12/05 00:44:08     62s] eee: l::5 avDens::0.016095 usedTrk::249.720834 availTrk::15515.392241 sigTrk::249.720834
[12/05 00:44:08     62s] eee: l::6 avDens::0.037383 usedTrk::6.077778 availTrk::162.580645 sigTrk::6.077778
[12/05 00:44:08     62s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:08     62s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.214503 ; uaWl: 1.000000 ; uaWlH: 0.163299 ; aWlH: 0.000000 ; Pmax: 0.826800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:08     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2547.289M)
[12/05 00:44:08     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 00:44:08     62s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:08     62s]   Not writing Steiner routes to the DB after clustering cong repair call.
[12/05 00:44:08     62s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:08     62s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:08     62s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:08     62s] End AAE Lib Interpolated Model. (MEM=2547.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:08     62s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Clock DAG stats after clustering cong repair call:
[12/05 00:44:08     62s]     cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]     misc counts      : r=1, pp=0
[12/05 00:44:08     62s]     cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]     cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]     wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]     wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]     hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]   Clock DAG net violations after clustering cong repair call:
[12/05 00:44:08     62s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:08     62s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/05 00:44:08     62s]     Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/05 00:44:08     62s]      Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]    Logics: XMD: 1 
[12/05 00:44:08     62s]   Primary reporting skew groups after clustering cong repair call:
[12/05 00:44:08     62s]     skew_group clk/func_mode: insertion delay [min=1.563, max=1.583, avg=1.574, sd=0.005], skew [0.020 vs 0.200], 100% {1.563, 1.583} (wid=0.121 ws=0.023) (gid=1.466 gs=0.004)
[12/05 00:44:08     62s]         min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]         max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]   Skew group summary after clustering cong repair call:
[12/05 00:44:08     62s]     skew_group clk/func_mode: insertion delay [min=1.563, max=1.583, avg=1.574, sd=0.005], skew [0.020 vs 0.200], 100% {1.563, 1.583} (wid=0.121 ws=0.023) (gid=1.466 gs=0.004)
[12/05 00:44:08     62s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/05 00:44:08     62s]   Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/05 00:44:08     62s]   Stage::DRV Fixing...
[12/05 00:44:08     62s]   Fixing clock tree slew time and max cap violations...
[12/05 00:44:08     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:08     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/05 00:44:08     62s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]       misc counts      : r=1, pp=0
[12/05 00:44:08     62s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]       wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/05 00:44:08     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/05 00:44:08     62s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/05 00:44:08     62s]        Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]      Logics: XMD: 1 
[12/05 00:44:08     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:08     62s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/05 00:44:08     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:08     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 00:44:08     62s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]       misc counts      : r=1, pp=0
[12/05 00:44:08     62s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]       wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/05 00:44:08     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 00:44:08     62s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/05 00:44:08     62s]        Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]      Logics: XMD: 1 
[12/05 00:44:08     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583, avg=1.574, sd=0.005], skew [0.020 vs 0.200], 100% {1.563, 1.583} (wid=0.121 ws=0.023) (gid=1.466 gs=0.004)
[12/05 00:44:08     62s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583, avg=1.574, sd=0.005], skew [0.020 vs 0.200], 100% {1.563, 1.583} (wid=0.121 ws=0.023) (gid=1.466 gs=0.004)
[12/05 00:44:08     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:08     62s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Stage::Insertion Delay Reduction...
[12/05 00:44:08     62s]   Removing unnecessary root buffering...
[12/05 00:44:08     62s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/05 00:44:08     62s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]       misc counts      : r=1, pp=0
[12/05 00:44:08     62s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]       wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/05 00:44:08     62s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/05 00:44:08     62s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/05 00:44:08     62s]        Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]      Logics: XMD: 1 
[12/05 00:44:08     62s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]     Skew group summary after 'Removing unnecessary root buffering':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:08     62s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Removing unconstrained drivers...
[12/05 00:44:08     62s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/05 00:44:08     62s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]       misc counts      : r=1, pp=0
[12/05 00:44:08     62s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]       wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/05 00:44:08     62s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/05 00:44:08     62s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/05 00:44:08     62s]        Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]      Logics: XMD: 1 
[12/05 00:44:08     62s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]     Skew group summary after 'Removing unconstrained drivers':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:08     62s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Reducing insertion delay 1...
[12/05 00:44:08     62s]     Accumulated time to calculate placeable region: 0
[12/05 00:44:08     62s]     Accumulated time to calculate placeable region: 0
[12/05 00:44:08     62s]     Accumulated time to calculate placeable region: 0
[12/05 00:44:08     62s]     Accumulated time to calculate placeable region: 0
[12/05 00:44:08     62s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/05 00:44:08     62s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[12/05 00:44:08     62s]       misc counts      : r=1, pp=0
[12/05 00:44:08     62s]       cell areas       : b=312.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9086.794um^2
[12/05 00:44:08     62s]       cell capacitance : b=0.124pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.128pF
[12/05 00:44:08     62s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:08     62s]       wire capacitance : top=0.000pF, trunk=0.302pF, leaf=0.528pF, total=0.830pF
[12/05 00:44:08     62s]       wire lengths     : top=0.000um, trunk=2428.150um, leaf=3632.653um, total=6060.803um
[12/05 00:44:08     62s]       hp wire lengths  : top=0.000um, trunk=2436.500um, leaf=1229.220um, total=3665.720um
[12/05 00:44:08     62s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/05 00:44:08     62s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/05 00:44:08     62s]       Trunk : target=0.518ns count=4 avg=0.144ns sd=0.131ns min=0.000ns max=0.316ns {3 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]       Leaf  : target=0.518ns count=3 avg=0.268ns sd=0.010ns min=0.257ns max=0.276ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:08     62s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/05 00:44:08     62s]        Bufs: BUF12CK: 5 
[12/05 00:44:08     62s]      Logics: XMD: 1 
[12/05 00:44:08     62s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:08     62s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:08     62s]     Skew group summary after 'Reducing insertion delay 1':
[12/05 00:44:08     62s]       skew_group clk/func_mode: insertion delay [min=1.563, max=1.583], skew [0.020 vs 0.200]
[12/05 00:44:08     62s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:08     62s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:08     62s]   Removing longest path buffering...
[12/05 00:44:09     63s]     Clock DAG stats after 'Removing longest path buffering':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=249.984um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9024.298um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.103pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.298pF, leaf=0.528pF, total=0.826pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2413.110um, leaf=3632.653um, total=6045.763um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.183ns sd=0.206ns min=0.000ns max=0.406ns {2 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.275ns sd=0.010ns min=0.264ns max=0.283ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/05 00:44:09     63s]        Bufs: BUF12CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.452, max=1.472], skew [0.020 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Removing longest path buffering':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.452, max=1.472], skew [0.020 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/05 00:44:09     63s]   Reducing insertion delay 2...
[12/05 00:44:09     63s]     Path optimization required 196 stage delay updates 
[12/05 00:44:09     63s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=249.984um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9024.298um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.103pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2406.280um, leaf=3609.635um, total=6015.915um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.183ns sd=0.207ns min=0.000ns max=0.407ns {2 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.273ns sd=0.007ns min=0.264ns max=0.278ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/05 00:44:09     63s]        Bufs: BUF12CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.449, max=1.467, avg=1.460, sd=0.005], skew [0.018 vs 0.200], 100% {1.449, 1.467} (wid=0.149 ws=0.018) (gid=1.320 gs=0.002)
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Reducing insertion delay 2':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.449, max=1.467, avg=1.460, sd=0.005], skew [0.018 vs 0.200], 100% {1.449, 1.467} (wid=0.149 ws=0.018) (gid=1.320 gs=0.002)
[12/05 00:44:09     63s]     Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 00:44:09     63s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/05 00:44:09     63s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/05 00:44:09     63s]   CCOpt::Phase::Implementation...
[12/05 00:44:09     63s]   Stage::Reducing Power...
[12/05 00:44:09     63s]   Improving clock tree routing...
[12/05 00:44:09     63s]     Iteration 1...
[12/05 00:44:09     63s]     Iteration 1 done.
[12/05 00:44:09     63s]     Clock DAG stats after 'Improving clock tree routing':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=249.984um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=9024.298um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.103pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2406.280um, leaf=3609.635um, total=6015.915um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.183ns sd=0.207ns min=0.000ns max=0.407ns {2 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.273ns sd=0.007ns min=0.264ns max=0.278ns {3 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/05 00:44:09     63s]        Bufs: BUF12CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.449, max=1.467], skew [0.018 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Improving clock tree routing':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.449, max=1.467], skew [0.018 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Reducing clock tree power 1...
[12/05 00:44:09     63s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     100% 
[12/05 00:44:09     63s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=212.486um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8986.801um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.083pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.087pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.526pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3613.235um, total=6015.915um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.201ns sd=0.247ns min=0.000ns max=0.477ns {2 <= 0.311ns, 0 <= 0.414ns, 0 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.306ns sd=0.047ns min=0.277ns max=0.360ns {2 <= 0.311ns, 1 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/05 00:44:09     63s]        Bufs: BUF12CK: 2 BUF8CK: 2 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.481, max=1.536], skew [0.055 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:09     63s]           max path sink: CORE/score_reg_1_/CK
[12/05 00:44:09     63s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.481, max=1.536], skew [0.055 vs 0.200]
[12/05 00:44:09     63s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     100% 
[12/05 00:44:09     63s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     100% 
[12/05 00:44:09     63s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Reducing clock tree power 1':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:09     63s]   Reducing clock tree power 2...
[12/05 00:44:09     63s]     Path optimization required 0 stage delay updates 
[12/05 00:44:09     63s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.532} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Reducing clock tree power 2':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.532} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:09     63s]   Stage::Balancing...
[12/05 00:44:09     63s]   Approximately balancing fragments step...
[12/05 00:44:09     63s]     Resolve constraints - Approximately balancing fragments...
[12/05 00:44:09     63s]     Resolving skew group constraints...
[12/05 00:44:09     63s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 00:44:09     63s]     Resolving skew group constraints done.
[12/05 00:44:09     63s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/05 00:44:09     63s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/05 00:44:09     63s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Approximately balancing fragments...
[12/05 00:44:09     63s]       Moving gates to improve sub-tree skew...
[12/05 00:44:09     63s]         Tried: 7 Succeeded: 0
[12/05 00:44:09     63s]         Topology Tried: 0 Succeeded: 0
[12/05 00:44:09     63s]         0 Succeeded with SS ratio
[12/05 00:44:09     63s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/05 00:44:09     63s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/05 00:44:09     63s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/05 00:44:09     63s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]           misc counts      : r=1, pp=0
[12/05 00:44:09     63s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]           wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]           wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]           hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/05 00:44:09     63s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/05 00:44:09     63s]           Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]           Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/05 00:44:09     63s]            Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]          Logics: XMD: 1 
[12/05 00:44:09     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Approximately balancing fragments bottom up...
[12/05 00:44:09     63s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:09     63s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/05 00:44:09     63s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]           misc counts      : r=1, pp=0
[12/05 00:44:09     63s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]           wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]           wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]           hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/05 00:44:09     63s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/05 00:44:09     63s]           Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]           Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/05 00:44:09     63s]            Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]          Logics: XMD: 1 
[12/05 00:44:09     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Approximately balancing fragments, wire and cell delays...
[12/05 00:44:09     63s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/05 00:44:09     63s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/05 00:44:09     63s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]           misc counts      : r=1, pp=0
[12/05 00:44:09     63s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]           wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]           wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]           hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/05 00:44:09     63s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/05 00:44:09     63s]           Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]           Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/05 00:44:09     63s]            Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]          Logics: XMD: 1 
[12/05 00:44:09     63s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/05 00:44:09     63s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Approximately balancing fragments done.
[12/05 00:44:09     63s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/05 00:44:09     63s]   Clock DAG stats after Approximately balancing fragments:
[12/05 00:44:09     63s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]     misc counts      : r=1, pp=0
[12/05 00:44:09     63s]     cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]     cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]     wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]     wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]     hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]   Clock DAG net violations after Approximately balancing fragments: none
[12/05 00:44:09     63s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/05 00:44:09     63s]     Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/05 00:44:09     63s]      Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]    Logics: XMD: 1 
[12/05 00:44:09     63s]   Primary reporting skew groups after Approximately balancing fragments:
[12/05 00:44:09     63s]     skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]         min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]         max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]   Skew group summary after Approximately balancing fragments:
[12/05 00:44:09     63s]     skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]   Improving fragments clock skew...
[12/05 00:44:09     63s]     Clock DAG stats after 'Improving fragments clock skew':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Improving fragments clock skew':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Approximately balancing step...
[12/05 00:44:09     63s]     Resolve constraints - Approximately balancing...
[12/05 00:44:09     63s]     Resolving skew group constraints...
[12/05 00:44:09     63s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 00:44:09     63s]     Resolving skew group constraints done.
[12/05 00:44:09     63s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Approximately balancing...
[12/05 00:44:09     63s]       Approximately balancing, wire and cell delays...
[12/05 00:44:09     63s]       Approximately balancing, wire and cell delays, iteration 1...
[12/05 00:44:09     63s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/05 00:44:09     63s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]           misc counts      : r=1, pp=0
[12/05 00:44:09     63s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]           wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]           wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]           hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/05 00:44:09     63s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/05 00:44:09     63s]           Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]           Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/05 00:44:09     63s]            Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]          Logics: XMD: 1 
[12/05 00:44:09     63s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/05 00:44:09     63s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Approximately balancing done.
[12/05 00:44:09     63s]     Clock DAG stats after 'Approximately balancing step':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Approximately balancing step': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Approximately balancing step':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Approximately balancing step':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Fixing clock tree overload...
[12/05 00:44:09     63s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:09     63s]     Clock DAG stats after 'Fixing clock tree overload':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Fixing clock tree overload':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Approximately balancing paths...
[12/05 00:44:09     63s]     Added 0 buffers.
[12/05 00:44:09     63s]     Clock DAG stats after 'Approximately balancing paths':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.532} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Approximately balancing paths':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.532, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.532} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:09     63s]   Stage::Polishing...
[12/05 00:44:09     63s]   Merging balancing drivers for power...
[12/05 00:44:09     63s]     Tried: 7 Succeeded: 0
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:09     63s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:09     63s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.533], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Merging balancing drivers for power':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.533], skew [0.023 vs 0.200]
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Improving clock skew...
[12/05 00:44:09     63s]     Clock DAG stats after 'Improving clock skew':
[12/05 00:44:09     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:09     63s]       misc counts      : r=1, pp=0
[12/05 00:44:09     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:09     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:09     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:09     63s]       wire capacitance : top=0.000pF, trunk=0.297pF, leaf=0.525pF, total=0.822pF
[12/05 00:44:09     63s]       wire lengths     : top=0.000um, trunk=2402.680um, leaf=3612.248um, total=6014.928um
[12/05 00:44:09     63s]       hp wire lengths  : top=0.000um, trunk=2424.560um, leaf=1229.220um, total=3653.780um
[12/05 00:44:09     63s]     Clock DAG net violations after 'Improving clock skew': none
[12/05 00:44:09     63s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/05 00:44:09     63s]       Trunk : target=0.518ns count=3 avg=0.192ns sd=0.233ns min=0.000ns max=0.451ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]       Leaf  : target=0.518ns count=3 avg=0.369ns sd=0.009ns min=0.359ns max=0.376ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:09     63s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/05 00:44:09     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:09     63s]      Logics: XMD: 1 
[12/05 00:44:09     63s]     Primary reporting skew groups after 'Improving clock skew':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.533, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.533} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]           min path sink: CORE/map_f_reg_8__3_/CK
[12/05 00:44:09     63s]           max path sink: CORE/tetris_reg_69_/CK
[12/05 00:44:09     63s]     Skew group summary after 'Improving clock skew':
[12/05 00:44:09     63s]       skew_group clk/func_mode: insertion delay [min=1.509, max=1.533, avg=1.524, sd=0.005], skew [0.023 vs 0.200], 100% {1.509, 1.533} (wid=0.141 ws=0.023) (gid=1.392 gs=0.001)
[12/05 00:44:09     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]   Moving gates to reduce wire capacitance...
[12/05 00:44:09     63s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/05 00:44:09     63s]     Iteration 1...
[12/05 00:44:09     63s]       Artificially removing short and long paths...
[12/05 00:44:09     63s]         For skew_group clk/func_mode target band (1.509, 1.533)
[12/05 00:44:09     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/05 00:44:09     63s]         Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/05 00:44:09     63s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]         100% 
[12/05 00:44:09     63s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:09     63s]     Iteration 1 done.
[12/05 00:44:09     63s]     Iteration 2...
[12/05 00:44:09     63s]       Artificially removing short and long paths...
[12/05 00:44:09     63s]         For skew_group clk/func_mode target band (1.506, 1.529)
[12/05 00:44:09     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/05 00:44:09     63s]         Legalizing clock trees...
[12/05 00:44:09     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:09     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]         Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:09     63s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/05 00:44:09     63s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:10     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:10     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     63s]         100% 
[12/05 00:44:10     63s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:10     63s]     Iteration 2 done.
[12/05 00:44:10     63s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/05 00:44:10     63s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/05 00:44:10     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     63s]       misc counts      : r=1, pp=0
[12/05 00:44:10     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     63s]       wire capacitance : top=0.000pF, trunk=0.291pF, leaf=0.523pF, total=0.814pF
[12/05 00:44:10     63s]       wire lengths     : top=0.000um, trunk=2362.520um, leaf=3594.167um, total=5956.687um
[12/05 00:44:10     63s]       hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     63s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/05 00:44:10     63s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/05 00:44:10     63s]       Trunk : target=0.518ns count=3 avg=0.189ns sd=0.228ns min=0.000ns max=0.442ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]       Leaf  : target=0.518ns count=3 avg=0.372ns sd=0.010ns min=0.361ns max=0.380ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/05 00:44:10     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:10     63s]      Logics: XMD: 1 
[12/05 00:44:10     63s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:10     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:10     63s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]     Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/05 00:44:10     63s]   Reducing clock tree power 3...
[12/05 00:44:10     63s]     Artificially removing short and long paths...
[12/05 00:44:10     63s]       For skew_group clk/func_mode target band (1.506, 1.529)
[12/05 00:44:10     63s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     63s]     Initial gate capacitance is (rise=0.604pF fall=0.604pF).
[12/05 00:44:10     63s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/05 00:44:10     63s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:10     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     63s]     100% 
[12/05 00:44:10     63s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/05 00:44:10     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     63s]       misc counts      : r=1, pp=0
[12/05 00:44:10     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     63s]       wire capacitance : top=0.000pF, trunk=0.291pF, leaf=0.523pF, total=0.814pF
[12/05 00:44:10     63s]       wire lengths     : top=0.000um, trunk=2362.520um, leaf=3594.167um, total=5956.687um
[12/05 00:44:10     63s]       hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     63s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/05 00:44:10     63s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/05 00:44:10     63s]       Trunk : target=0.518ns count=3 avg=0.189ns sd=0.228ns min=0.000ns max=0.442ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]       Leaf  : target=0.518ns count=3 avg=0.372ns sd=0.010ns min=0.361ns max=0.380ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/05 00:44:10     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:10     63s]      Logics: XMD: 1 
[12/05 00:44:10     63s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:10     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:10     63s]     Skew group summary after 'Reducing clock tree power 3':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]     Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:10     63s]   Improving insertion delay...
[12/05 00:44:10     63s]     Clock DAG stats after 'Improving insertion delay':
[12/05 00:44:10     63s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     63s]       misc counts      : r=1, pp=0
[12/05 00:44:10     63s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     63s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     63s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     63s]       wire capacitance : top=0.000pF, trunk=0.291pF, leaf=0.523pF, total=0.814pF
[12/05 00:44:10     63s]       wire lengths     : top=0.000um, trunk=2362.520um, leaf=3594.167um, total=5956.687um
[12/05 00:44:10     63s]       hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     63s]     Clock DAG net violations after 'Improving insertion delay': none
[12/05 00:44:10     63s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/05 00:44:10     63s]       Trunk : target=0.518ns count=3 avg=0.189ns sd=0.228ns min=0.000ns max=0.442ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]       Leaf  : target=0.518ns count=3 avg=0.372ns sd=0.010ns min=0.361ns max=0.380ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     63s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/05 00:44:10     63s]        Bufs: BUF8CK: 4 
[12/05 00:44:10     63s]      Logics: XMD: 1 
[12/05 00:44:10     63s]     Primary reporting skew groups after 'Improving insertion delay':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:10     63s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:10     63s]     Skew group summary after 'Improving insertion delay':
[12/05 00:44:10     63s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     63s]   Wire Opt OverFix...
[12/05 00:44:10     63s]     Wire Reduction extra effort...
[12/05 00:44:10     63s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/05 00:44:10     63s]       Artificially removing short and long paths...
[12/05 00:44:10     63s]         For skew_group clk/func_mode target band (1.506, 1.529)
[12/05 00:44:10     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     63s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     63s]       Global shorten wires A0...
[12/05 00:44:10     64s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Move For Wirelength - core...
[12/05 00:44:10     64s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=21, accepted=0
[12/05 00:44:10     64s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 00:44:10     64s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Global shorten wires A1...
[12/05 00:44:10     64s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Move For Wirelength - core...
[12/05 00:44:10     64s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=2, computed=2, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[12/05 00:44:10     64s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 00:44:10     64s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Global shorten wires B...
[12/05 00:44:10     64s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Move For Wirelength - branch...
[12/05 00:44:10     64s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[12/05 00:44:10     64s]         Max accepted move=0.000um, total accepted move=0.000um
[12/05 00:44:10     64s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/05 00:44:10     64s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/05 00:44:10     64s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]         misc counts      : r=1, pp=0
[12/05 00:44:10     64s]         cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]         cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]         wire capacitance : top=0.000pF, trunk=0.291pF, leaf=0.523pF, total=0.814pF
[12/05 00:44:10     64s]         wire lengths     : top=0.000um, trunk=2362.520um, leaf=3594.167um, total=5956.687um
[12/05 00:44:10     64s]         hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/05 00:44:10     64s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/05 00:44:10     64s]         Trunk : target=0.518ns count=3 avg=0.189ns sd=0.228ns min=0.000ns max=0.442ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]         Leaf  : target=0.518ns count=3 avg=0.372ns sd=0.010ns min=0.361ns max=0.380ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/05 00:44:10     64s]          Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]        Logics: XMD: 1 
[12/05 00:44:10     64s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/05 00:44:10     64s]         skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     64s]             min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:10     64s]             max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:10     64s]       Skew group summary after 'Wire Reduction extra effort':
[12/05 00:44:10     64s]         skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     64s]       Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:10     64s]     Optimizing orientation...
[12/05 00:44:10     64s]     FlipOpt...
[12/05 00:44:10     64s]     Disconnecting clock tree from netlist...
[12/05 00:44:10     64s]     Disconnecting clock tree from netlist done.
[12/05 00:44:10     64s]     Performing Single Threaded FlipOpt
[12/05 00:44:10     64s]     Optimizing orientation on clock cells...
[12/05 00:44:10     64s]       Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 3 , Illegal = 0 , Other = 0
[12/05 00:44:10     64s]     Optimizing orientation on clock cells done.
[12/05 00:44:10     64s]     Resynthesising clock tree into netlist...
[12/05 00:44:10     64s]       Reset timing graph...
[12/05 00:44:10     64s] Ignoring AAE DB Resetting ...
[12/05 00:44:10     64s]       Reset timing graph done.
[12/05 00:44:10     64s]     Resynthesising clock tree into netlist done.
[12/05 00:44:10     64s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:10     64s] End AAE Lib Interpolated Model. (MEM=2585.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:10     64s]     Clock DAG stats after 'Wire Opt OverFix':
[12/05 00:44:10     64s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]       misc counts      : r=1, pp=0
[12/05 00:44:10     64s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]       wire capacitance : top=0.000pF, trunk=0.291pF, leaf=0.523pF, total=0.814pF
[12/05 00:44:10     64s]       wire lengths     : top=0.000um, trunk=2362.520um, leaf=3594.167um, total=5956.687um
[12/05 00:44:10     64s]       hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/05 00:44:10     64s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/05 00:44:10     64s]       Trunk : target=0.518ns count=3 avg=0.189ns sd=0.228ns min=0.000ns max=0.442ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]       Leaf  : target=0.518ns count=3 avg=0.372ns sd=0.010ns min=0.361ns max=0.380ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/05 00:44:10     64s]        Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]      Logics: XMD: 1 
[12/05 00:44:10     64s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/05 00:44:10     64s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     64s]           min path sink: CORE/map_f_reg_11__4_/CK
[12/05 00:44:10     64s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:10     64s]     Skew group summary after 'Wire Opt OverFix':
[12/05 00:44:10     64s]       skew_group clk/func_mode: insertion delay [min=1.506, max=1.529, avg=1.520, sd=0.006], skew [0.023 vs 0.200], 100% {1.506, 1.529} (wid=0.144 ws=0.025) (gid=1.391 gs=0.005)
[12/05 00:44:10     64s]     Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:10     64s]   Total capacitance is (rise=1.419pF fall=1.419pF), of which (rise=0.814pF fall=0.814pF) is wire, and (rise=0.604pF fall=0.604pF) is gate.
[12/05 00:44:10     64s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 00:44:10     64s]   Stage::Updating netlist...
[12/05 00:44:10     64s]   Reset timing graph...
[12/05 00:44:10     64s] Ignoring AAE DB Resetting ...
[12/05 00:44:10     64s]   Reset timing graph done.
[12/05 00:44:10     64s]   Setting non-default rules before calling refine place.
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:10     64s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:10     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2585.4M
[12/05 00:44:10     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2541.4M
[12/05 00:44:10     64s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]   Leaving CCOpt scope - ClockRefiner...
[12/05 00:44:10     64s]   Assigned high priority to 4 instances.
[12/05 00:44:10     64s]   Performing Clock Only Refine Place.
[12/05 00:44:10     64s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/05 00:44:10     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2541.4M
[12/05 00:44:10     64s] z: 2, totalTracks: 1
[12/05 00:44:10     64s] z: 4, totalTracks: 1
[12/05 00:44:10     64s] z: 6, totalTracks: 1
[12/05 00:44:10     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:10     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2541.4M
[12/05 00:44:10     64s] Info: 5 insts are soft-fixed.
[12/05 00:44:10     64s] OPERPROF:       Starting CMU at level 4, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2541.4M
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:10     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2541.4M
[12/05 00:44:10     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4MB).
[12/05 00:44:10     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.026, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.026, MEM:2541.4M
[12/05 00:44:10     64s] TDRefine: refinePlace mode is spiral
[12/05 00:44:10     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.3
[12/05 00:44:10     64s] OPERPROF: Starting RefinePlace at level 1, MEM:2541.4M
[12/05 00:44:10     64s] *** Starting refinePlace (0:01:04 mem=2541.4M) ***
[12/05 00:44:10     64s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:10     64s] Info: 5 insts are soft-fixed.
[12/05 00:44:10     64s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:10     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:10     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2541.4M
[12/05 00:44:10     64s] Starting refinePlace ...
[12/05 00:44:10     64s] One DDP V2 for no tweak run.
[12/05 00:44:10     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:10     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2541.4MB
[12/05 00:44:10     64s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:10     64s]   maximum (X+Y) =         0.00 um
[12/05 00:44:10     64s]   mean    (X+Y) =         0.00 um
[12/05 00:44:10     64s] Summary Report:
[12/05 00:44:10     64s] Instances move: 0 (out of 1230 movable)
[12/05 00:44:10     64s] Instances flipped: 0
[12/05 00:44:10     64s] Mean displacement: 0.00 um
[12/05 00:44:10     64s] Max displacement: 0.00 um 
[12/05 00:44:10     64s] Total instances moved : 0
[12/05 00:44:10     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2541.4M
[12/05 00:44:10     64s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:10     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2541.4MB
[12/05 00:44:10     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4MB) @(0:01:04 - 0:01:04).
[12/05 00:44:10     64s] *** Finished refinePlace (0:01:04 mem=2541.4M) ***
[12/05 00:44:10     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.3
[12/05 00:44:10     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2541.4M
[12/05 00:44:10     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2541.4M
[12/05 00:44:10     64s]   ClockRefiner summary
[12/05 00:44:10     64s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 263).
[12/05 00:44:10     64s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[12/05 00:44:10     64s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 00:44:10     64s]   Revert refine place priority changes on 0 instances.
[12/05 00:44:10     64s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/05 00:44:10     64s]   CCOpt::Phase::eGRPC...
[12/05 00:44:10     64s]   eGR Post Conditioning loop iteration 0...
[12/05 00:44:10     64s]     Clock implementation routing...
[12/05 00:44:10     64s]       Leaving CCOpt scope - Routing Tools...
[12/05 00:44:10     64s] Net route status summary:
[12/05 00:44:10     64s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:10     64s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:10     64s]       Routing using eGR only...
[12/05 00:44:10     64s]         Early Global Route - eGR only step...
[12/05 00:44:10     64s] (ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
[12/05 00:44:10     64s] (ccopt eGR): Start to route 6 all nets
[12/05 00:44:10     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Import and model ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Create place DB ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Import place data ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read instances and placement ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read nets ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Create route DB ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       == Non-default Options ==
[12/05 00:44:10     64s] (I)       Clean congestion better                            : true
[12/05 00:44:10     64s] (I)       Estimate vias on DPT layer                         : true
[12/05 00:44:10     64s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 00:44:10     64s] (I)       Layer constraints as soft constraints              : true
[12/05 00:44:10     64s] (I)       Soft top layer                                     : true
[12/05 00:44:10     64s] (I)       Skip prospective layer relax nets                  : true
[12/05 00:44:10     64s] (I)       Better NDR handling                                : true
[12/05 00:44:10     64s] (I)       Improved NDR modeling in LA                        : true
[12/05 00:44:10     64s] (I)       Routing cost fix for NDR handling                  : true
[12/05 00:44:10     64s] (I)       Update initial WL after Phase 1a                   : true
[12/05 00:44:10     64s] (I)       Block tracks for preroutes                         : true
[12/05 00:44:10     64s] (I)       Assign IRoute by net group key                     : true
[12/05 00:44:10     64s] (I)       Block unroutable channels                          : true
[12/05 00:44:10     64s] (I)       Block unroutable channel fix                       : true
[12/05 00:44:10     64s] (I)       Block unroutable channels 3D                       : true
[12/05 00:44:10     64s] (I)       Bound layer relaxed segment wl                     : true
[12/05 00:44:10     64s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 00:44:10     64s] (I)       Blocked pin reach length threshold                 : 2
[12/05 00:44:10     64s] (I)       Check blockage within NDR space in TA              : true
[12/05 00:44:10     64s] (I)       Skip must join for term with via pillar            : true
[12/05 00:44:10     64s] (I)       Model find APA for IO pin                          : true
[12/05 00:44:10     64s] (I)       On pin location for off pin term                   : true
[12/05 00:44:10     64s] (I)       Handle EOL spacing                                 : true
[12/05 00:44:10     64s] (I)       Merge PG vias by gap                               : true
[12/05 00:44:10     64s] (I)       Maximum routing layer                              : 6
[12/05 00:44:10     64s] (I)       Route selected nets only                           : true
[12/05 00:44:10     64s] (I)       Refine MST                                         : true
[12/05 00:44:10     64s] (I)       Honor PRL                                          : true
[12/05 00:44:10     64s] (I)       Strong congestion aware                            : true
[12/05 00:44:10     64s] (I)       Improved initial location for IRoutes              : true
[12/05 00:44:10     64s] (I)       Multi panel TA                                     : true
[12/05 00:44:10     64s] (I)       Penalize wire overlap                              : true
[12/05 00:44:10     64s] (I)       Expand small instance blockage                     : true
[12/05 00:44:10     64s] (I)       Reduce via in TA                                   : true
[12/05 00:44:10     64s] (I)       SS-aware routing                                   : true
[12/05 00:44:10     64s] (I)       Improve tree edge sharing                          : true
[12/05 00:44:10     64s] (I)       Improve 2D via estimation                          : true
[12/05 00:44:10     64s] (I)       Refine Steiner tree                                : true
[12/05 00:44:10     64s] (I)       Build spine tree                                   : true
[12/05 00:44:10     64s] (I)       Model pass through capacity                        : true
[12/05 00:44:10     64s] (I)       Extend blockages by a half GCell                   : true
[12/05 00:44:10     64s] (I)       Consider pin shapes                                : true
[12/05 00:44:10     64s] (I)       Consider pin shapes for all nodes                  : true
[12/05 00:44:10     64s] (I)       Consider NR APA                                    : true
[12/05 00:44:10     64s] (I)       Consider IO pin shape                              : true
[12/05 00:44:10     64s] (I)       Fix pin connection bug                             : true
[12/05 00:44:10     64s] (I)       Consider layer RC for local wires                  : true
[12/05 00:44:10     64s] (I)       LA-aware pin escape length                         : 2
[12/05 00:44:10     64s] (I)       Connect multiple ports                             : true
[12/05 00:44:10     64s] (I)       Split for must join                                : true
[12/05 00:44:10     64s] (I)       Number of threads                                  : 1
[12/05 00:44:10     64s] (I)       Routing effort level                               : 10000
[12/05 00:44:10     64s] (I)       Special modeling for N7                            : 0
[12/05 00:44:10     64s] (I)       Special modeling for N6                            : 0
[12/05 00:44:10     64s] (I)       Special modeling for N2                            : 0
[12/05 00:44:10     64s] (I)       Special modeling for N3 v9                         : 0
[12/05 00:44:10     64s] (I)       Special modeling for N5 v6                         : 0
[12/05 00:44:10     64s] (I)       Special modeling for N5PPv2                        : 0
[12/05 00:44:10     64s] (I)       Special settings for S3                            : 0
[12/05 00:44:10     64s] (I)       Special settings for S4                            : 0
[12/05 00:44:10     64s] (I)       Special settings for S5 v2                         : 0
[12/05 00:44:10     64s] (I)       Special settings for S7                            : 0
[12/05 00:44:10     64s] (I)       Special settings for S8 v6                         : 0
[12/05 00:44:10     64s] (I)       Prefer layer length threshold                      : 8
[12/05 00:44:10     64s] (I)       Overflow penalty cost                              : 10
[12/05 00:44:10     64s] (I)       A-star cost                                        : 0.300000
[12/05 00:44:10     64s] (I)       Misalignment cost                                  : 10.000000
[12/05 00:44:10     64s] (I)       Threshold for short IRoute                         : 6
[12/05 00:44:10     64s] (I)       Via cost during post routing                       : 1.000000
[12/05 00:44:10     64s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 00:44:10     64s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 00:44:10     64s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 00:44:10     64s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 00:44:10     64s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 00:44:10     64s] (I)       PG-aware similar topology routing                  : true
[12/05 00:44:10     64s] (I)       Maze routing via cost fix                          : true
[12/05 00:44:10     64s] (I)       Apply PRL on PG terms                              : true
[12/05 00:44:10     64s] (I)       Apply PRL on obs objects                           : true
[12/05 00:44:10     64s] (I)       Handle range-type spacing rules                    : true
[12/05 00:44:10     64s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 00:44:10     64s] (I)       Parallel spacing query fix                         : true
[12/05 00:44:10     64s] (I)       Force source to root IR                            : true
[12/05 00:44:10     64s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 00:44:10     64s] (I)       Do not relax to DPT layer                          : true
[12/05 00:44:10     64s] (I)       No DPT in post routing                             : true
[12/05 00:44:10     64s] (I)       Modeling PG via merging fix                        : true
[12/05 00:44:10     64s] (I)       Shield aware TA                                    : true
[12/05 00:44:10     64s] (I)       Strong shield aware TA                             : true
[12/05 00:44:10     64s] (I)       Overflow calculation fix in LA                     : true
[12/05 00:44:10     64s] (I)       Post routing fix                                   : true
[12/05 00:44:10     64s] (I)       Strong post routing                                : true
[12/05 00:44:10     64s] (I)       NDR via pillar fix                                 : true
[12/05 00:44:10     64s] (I)       Violation on path threshold                        : 1
[12/05 00:44:10     64s] (I)       Pass through capacity modeling                     : true
[12/05 00:44:10     64s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 00:44:10     64s] (I)       Select term pin box for io pin                     : true
[12/05 00:44:10     64s] (I)       Penalize NDR sharing                               : true
[12/05 00:44:10     64s] (I)       Keep fixed segments                                : true
[12/05 00:44:10     64s] (I)       Reorder net groups by key                          : true
[12/05 00:44:10     64s] (I)       Increase net scenic ratio                          : true
[12/05 00:44:10     64s] (I)       Method to set GCell size                           : row
[12/05 00:44:10     64s] (I)       Connect multiple ports and must join fix           : true
[12/05 00:44:10     64s] (I)       Avoid high resistance layers                       : true
[12/05 00:44:10     64s] (I)       Fix unreachable term connection                    : true
[12/05 00:44:10     64s] (I)       Model find APA for IO pin fix                      : true
[12/05 00:44:10     64s] (I)       Avoid connecting non-metal layers                  : true
[12/05 00:44:10     64s] (I)       Use track pitch for NDR                            : true
[12/05 00:44:10     64s] (I)       Top layer relaxation fix                           : true
[12/05 00:44:10     64s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:10     64s] (I)       Started Import route data (1T) ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       ============== Pin Summary ==============
[12/05 00:44:10     64s] (I)       +-------+--------+---------+------------+
[12/05 00:44:10     64s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:10     64s] (I)       +-------+--------+---------+------------+
[12/05 00:44:10     64s] (I)       |     1 |   5102 |  100.00 |        Pin |
[12/05 00:44:10     64s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:10     64s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:10     64s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:10     64s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:10     64s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:10     64s] (I)       +-------+--------+---------+------------+
[12/05 00:44:10     64s] (I)       Use row-based GCell size
[12/05 00:44:10     64s] (I)       Use row-based GCell align
[12/05 00:44:10     64s] (I)       GCell unit size   : 5040
[12/05 00:44:10     64s] (I)       GCell multiplier  : 1
[12/05 00:44:10     64s] (I)       GCell row height  : 5040
[12/05 00:44:10     64s] (I)       Actual row height : 5040
[12/05 00:44:10     64s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:10     64s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:10     64s] [NR-eGR] metal1 has no routable track
[12/05 00:44:10     64s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:10     64s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:10     64s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:10     64s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:10     64s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:10     64s] (I)       =================== Default via ====================
[12/05 00:44:10     64s] (I)       +---+------------------+---------------------------+
[12/05 00:44:10     64s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:44:10     64s] (I)       +---+------------------+---------------------------+
[12/05 00:44:10     64s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:44:10     64s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:44:10     64s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:44:10     64s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:44:10     64s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:44:10     64s] (I)       +---+------------------+---------------------------+
[12/05 00:44:10     64s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read routing blockages ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read instance blockages ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read PG blockages ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] [NR-eGR] Read 354 PG shapes
[12/05 00:44:10     64s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read boundary cut boxes ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:10     64s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:10     64s] [NR-eGR] #PG Blockages       : 354
[12/05 00:44:10     64s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:10     64s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:10     64s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read blackboxes ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:10     64s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read prerouted ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:44:10     64s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read unlegalized nets ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Started Read nets ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] [NR-eGR] Read numTotalNets=1334  numIgnoredNets=1328
[12/05 00:44:10     64s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 00:44:10     64s] (I)       Started Set up via pillars ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:10     64s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Model blockages into capacity
[12/05 00:44:10     64s] (I)       Read Num Blocks=46709  Num Prerouted Wires=0  Num CS=0
[12/05 00:44:10     64s] (I)       Started Initialize 3D capacity ( Curr Mem: 2541.45 MB )
[12/05 00:44:10     64s] (I)       Layer 1 (V) : #blockages 33592 : #preroutes 0
[12/05 00:44:10     64s] (I)       Layer 2 (H) : #blockages 11225 : #preroutes 0
[12/05 00:44:10     64s] (I)       Layer 3 (V) : #blockages 668 : #preroutes 0
[12/05 00:44:10     64s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:44:10     64s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:10     64s] (I)       Finished Initialize 3D capacity ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       -- layer congestion ratio --
[12/05 00:44:10     64s] (I)       Layer 1 : 0.100000
[12/05 00:44:10     64s] (I)       Layer 2 : 0.700000
[12/05 00:44:10     64s] (I)       Layer 3 : 0.700000
[12/05 00:44:10     64s] (I)       Layer 4 : 1.000000
[12/05 00:44:10     64s] (I)       Layer 5 : 1.000000
[12/05 00:44:10     64s] (I)       Layer 6 : 1.000000
[12/05 00:44:10     64s] (I)       ----------------------------
[12/05 00:44:10     64s] (I)       Started Move terms for access ( Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Moved 1 terms for better access 
[12/05 00:44:10     64s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Number of ignored nets                =      0
[12/05 00:44:10     64s] (I)       Number of connected nets              =      0
[12/05 00:44:10     64s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of clock nets                  =      6.  Ignored: No
[12/05 00:44:10     64s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:10     64s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:10     64s] (I)       Finished Import route data (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Finished Create route DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Started Read aux data ( Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Started Others data preparation ( Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[12/05 00:44:10     64s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Started Create route kernel ( Curr Mem: 2542.45 MB )
[12/05 00:44:10     64s] (I)       Ndr track 0 does not exist
[12/05 00:44:10     64s] (I)       Ndr track 0 does not exist
[12/05 00:44:10     64s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:10     64s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:10     64s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:10     64s] (I)       Site width          :   620  (dbu)
[12/05 00:44:10     64s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:10     64s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:10     64s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:10     64s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:10     64s] (I)       Grid                :   659   658     6
[12/05 00:44:10     64s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:10     64s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:10     64s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:10     64s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:10     64s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:10     64s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:10     64s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:10     64s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:10     64s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:10     64s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:10     64s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:10     64s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:10     64s] (I)       --------------------------------------------------------
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:10     64s] [NR-eGR] Rule id: 0  Nets: 5 
[12/05 00:44:10     64s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:10     64s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:10     64s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:10     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:10     64s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 00:44:10     64s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:10     64s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:10     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:10     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:10     64s] [NR-eGR] ========================================
[12/05 00:44:10     64s] [NR-eGR] 
[12/05 00:44:10     64s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:10     64s] (I)       blocked tracks on layer2 : = 1067866 / 3524906 (30.29%)
[12/05 00:44:10     64s] (I)       blocked tracks on layer3 : = 1174935 / 3905234 (30.09%)
[12/05 00:44:10     64s] (I)       blocked tracks on layer4 : = 385695 / 3524906 (10.94%)
[12/05 00:44:10     64s] (I)       blocked tracks on layer5 : = 425248 / 3905234 (10.89%)
[12/05 00:44:10     64s] (I)       blocked tracks on layer6 : = 98681 / 880404 (11.21%)
[12/05 00:44:10     64s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Reset routing kernel
[12/05 00:44:10     64s] (I)       Started Global Routing ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Initialization ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       totalPins=267  totalGlobalPin=266 (99.63%)
[12/05 00:44:10     64s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Net group 1 ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Generate topology ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       total 2D Cap : 5893182 = (2742701 H, 3150481 V)
[12/05 00:44:10     64s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1a Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1a ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Pattern routing (1T) ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:10     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1b Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1b ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2566.45 MB )
[12/05 00:44:10     64s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.856480e+03um
[12/05 00:44:10     64s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1c Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1c ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Two level routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:10     64s] (I)       Started Two Level Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1d Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1d ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Detoured routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1e Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1e ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Route legalization ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.856480e+03um
[12/05 00:44:10     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1f Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1f ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Congestion clean ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1g Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1g ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1154 = (545 H, 609 V) = (0.02% H, 0.02% V) = (2.747e+03um H, 3.069e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       numNets=5  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=929
[12/05 00:44:10     64s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1h Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1h ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1154 = (546 H, 608 V) = (0.02% H, 0.02% V) = (2.752e+03um H, 3.064e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Layer assignment (1T) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Net group 2 ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Generate topology ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       total 2D Cap : 10174793 = (6239830 H, 3934963 V)
[12/05 00:44:10     64s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1a Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1a ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Pattern routing (1T) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:10     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1b Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1b ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.990480e+03um
[12/05 00:44:10     64s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1c Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1c ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Two level routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:10     64s] (I)       Started Two Level Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1d Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1d ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Detoured routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1e Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1e ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Route legalization ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.990480e+03um
[12/05 00:44:10     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1f Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1f ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Congestion clean ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1g Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1g ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1379 = (678 H, 701 V) = (0.01% H, 0.02% V) = (3.417e+03um H, 3.533e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[12/05 00:44:10     64s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1h Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1h ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1379 = (678 H, 701 V) = (0.01% H, 0.02% V) = (3.417e+03um H, 3.533e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Net group 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Net group 3 ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Generate topology ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       total 2D Cap : 12643930 = (6239830 H, 6404100 V)
[12/05 00:44:10     64s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1a Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1a ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Pattern routing (1T) ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/05 00:44:10     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Started Add via demand to 2D ( Curr Mem: 2573.07 MB )
[12/05 00:44:10     64s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1b Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1b ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.258480e+03um
[12/05 00:44:10     64s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 00:44:10     64s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:10     64s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1c Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1c ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Two level routing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:10     64s] (I)       Started Two Level Routing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1d Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1d ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Detoured routing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1e Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1e ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Route legalization ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.258480e+03um
[12/05 00:44:10     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1f Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1f ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Congestion clean ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1g Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1g ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] (I)       ============  Phase 1h Route ============
[12/05 00:44:10     64s] (I)       Started Phase 1h ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Post Routing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:10     64s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Layer assignment (1T) ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Net group 3 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       
[12/05 00:44:10     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:10     64s] [NR-eGR]                        OverCon            
[12/05 00:44:10     64s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:10     64s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 00:44:10     64s] [NR-eGR] ----------------------------------------------
[12/05 00:44:10     64s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR] ----------------------------------------------
[12/05 00:44:10     64s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 00:44:10     64s] [NR-eGR] 
[12/05 00:44:10     64s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Export 3D cong map ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       total 2D Cap : 12657354 = (6247008 H, 6410346 V)
[12/05 00:44:10     64s] (I)       Started Export 2D cong map ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:10     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:10     64s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       ============= Track Assignment ============
[12/05 00:44:10     64s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Track Assignment ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:10     64s] (I)       Current Track Assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Run single-thread track assignment
[12/05 00:44:10     64s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Export ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Started Export DB wires ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Started Export all nets ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Started Set wire vias ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:10     64s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4926
[12/05 00:44:10     64s] [NR-eGR] metal2  (2V) length: 9.503625e+04um, number of vias: 7018
[12/05 00:44:10     64s] [NR-eGR] metal3  (3H) length: 1.078986e+05um, number of vias: 899
[12/05 00:44:10     64s] [NR-eGR] metal4  (4V) length: 2.851861e+04um, number of vias: 266
[12/05 00:44:10     64s] [NR-eGR] metal5  (5H) length: 1.258593e+04um, number of vias: 12
[12/05 00:44:10     64s] [NR-eGR] metal6  (6V) length: 3.063200e+02um, number of vias: 0
[12/05 00:44:10     64s] [NR-eGR] Total length: 2.443457e+05um, number of vias: 13121
[12/05 00:44:10     64s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:10     64s] [NR-eGR] Total eGR-routed clock nets wire length: 5.935660e+03um 
[12/05 00:44:10     64s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:10     64s] [NR-eGR] Report for selected net(s) only.
[12/05 00:44:10     64s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 266
[12/05 00:44:10     64s] [NR-eGR] metal2  (2V) length: 6.372800e+02um, number of vias: 278
[12/05 00:44:10     64s] [NR-eGR] metal3  (3H) length: 2.819660e+03um, number of vias: 131
[12/05 00:44:10     64s] [NR-eGR] metal4  (4V) length: 2.453920e+03um, number of vias: 4
[12/05 00:44:10     64s] [NR-eGR] metal5  (5H) length: 2.480000e+01um, number of vias: 0
[12/05 00:44:10     64s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 00:44:10     64s] [NR-eGR] Total length: 5.935660e+03um, number of vias: 679
[12/05 00:44:10     64s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:10     64s] [NR-eGR] Total routed clock nets wire length: 5.935660e+03um, number of vias: 679
[12/05 00:44:10     64s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:10     64s] (I)       Started Update net boxes ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Update timing ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Started Postprocess design ( Curr Mem: 2579.70 MB )
[12/05 00:44:10     64s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2551.70 MB )
[12/05 00:44:10     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 2551.70 MB )
[12/05 00:44:10     64s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 00:44:10     64s]       Routing using eGR only done.
[12/05 00:44:10     64s] Net route status summary:
[12/05 00:44:10     64s]   Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:10     64s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s] CCOPT: Done with clock implementation routing.
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 00:44:10     64s]     Clock implementation routing done.
[12/05 00:44:10     64s]     Leaving CCOpt scope - extractRC...
[12/05 00:44:10     64s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 00:44:10     64s] Extraction called for design 'CHIP' of instances=1354 and nets=1338 using extraction engine 'preRoute' .
[12/05 00:44:10     64s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:44:10     64s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:44:10     64s] PreRoute RC Extraction called for design CHIP.
[12/05 00:44:10     64s] RC Extraction called in multi-corner(1) mode.
[12/05 00:44:10     64s] RCMode: PreRoute
[12/05 00:44:10     64s]       RC Corner Indexes            0   
[12/05 00:44:10     64s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:44:10     64s] Resistance Scaling Factor    : 1.00000 
[12/05 00:44:10     64s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:44:10     64s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:44:10     64s] Shrink Factor                : 1.00000
[12/05 00:44:10     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:44:10     64s] Using capacitance table file ...
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s] Trim Metal Layers:
[12/05 00:44:10     64s] LayerId::1 widthSet size::4
[12/05 00:44:10     64s] LayerId::2 widthSet size::4
[12/05 00:44:10     64s] LayerId::3 widthSet size::4
[12/05 00:44:10     64s] LayerId::4 widthSet size::4
[12/05 00:44:10     64s] LayerId::5 widthSet size::4
[12/05 00:44:10     64s] LayerId::6 widthSet size::2
[12/05 00:44:10     64s] Updating RC grid for preRoute extraction ...
[12/05 00:44:10     64s] eee: pegSigSF::1.070000
[12/05 00:44:10     64s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:10     64s] Initializing multi-corner resistance tables ...
[12/05 00:44:10     64s] eee: l::1 avDens::0.106169 usedTrk::33822.020247 availTrk::318568.632279 sigTrk::33822.020247
[12/05 00:44:10     64s] eee: l::2 avDens::0.036682 usedTrk::11033.111505 availTrk::300776.927014 sigTrk::11033.111505
[12/05 00:44:10     64s] eee: l::3 avDens::0.034083 usedTrk::11325.297421 availTrk::332282.749876 sigTrk::11325.297421
[12/05 00:44:10     64s] eee: l::4 avDens::0.021965 usedTrk::588.266070 availTrk::26781.466037 sigTrk::588.266070
[12/05 00:44:10     64s] eee: l::5 avDens::0.016095 usedTrk::249.720834 availTrk::15515.392241 sigTrk::249.720834
[12/05 00:44:10     64s] eee: l::6 avDens::0.037383 usedTrk::6.077778 availTrk::162.580645 sigTrk::6.077778
[12/05 00:44:10     64s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:10     64s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.211018 ; uaWl: 1.000000 ; uaWlH: 0.163299 ; aWlH: 0.000000 ; Pmax: 0.826800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:10     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2551.695M)
[12/05 00:44:10     64s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 00:44:10     64s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:10     64s]     Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:10     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2551.7M
[12/05 00:44:10     64s] z: 2, totalTracks: 1
[12/05 00:44:10     64s] z: 4, totalTracks: 1
[12/05 00:44:10     64s] z: 6, totalTracks: 1
[12/05 00:44:10     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:10     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2551.7M
[12/05 00:44:10     64s] OPERPROF:     Starting CMU at level 3, MEM:2551.7M
[12/05 00:44:10     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2551.7M
[12/05 00:44:10     64s] 
[12/05 00:44:10     64s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:10     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2551.7M
[12/05 00:44:10     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2551.7M
[12/05 00:44:10     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2551.7M
[12/05 00:44:10     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2551.7MB).
[12/05 00:44:10     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2551.7M
[12/05 00:44:10     64s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:10     64s]     Calling post conditioning for eGRPC...
[12/05 00:44:10     64s]       eGRPC...
[12/05 00:44:10     64s]         eGRPC active optimizations:
[12/05 00:44:10     64s]          - Move Down
[12/05 00:44:10     64s]          - Downsizing before DRV sizing
[12/05 00:44:10     64s]          - DRV fixing with sizing
[12/05 00:44:10     64s]          - Move to fanout
[12/05 00:44:10     64s]          - Cloning
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Currently running CTS, using active skew data
[12/05 00:44:10     64s]         Reset bufferability constraints...
[12/05 00:44:10     64s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/05 00:44:10     64s]         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:10     64s] End AAE Lib Interpolated Model. (MEM=2551.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:10     64s]         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         Clock DAG stats eGRPC initial state:
[12/05 00:44:10     64s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]           misc counts      : r=1, pp=0
[12/05 00:44:10     64s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]           wire capacitance : top=0.000pF, trunk=0.293pF, leaf=0.524pF, total=0.817pF
[12/05 00:44:10     64s]           wire lengths     : top=0.000um, trunk=2362.960um, leaf=3572.700um, total=5935.660um
[12/05 00:44:10     64s]           hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]         Clock DAG net violations eGRPC initial state:
[12/05 00:44:10     64s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:10     64s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/05 00:44:10     64s]           Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]           Leaf  : target=0.518ns count=3 avg=0.371ns sd=0.010ns min=0.360ns max=0.379ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/05 00:44:10     64s]            Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]          Logics: XMD: 1 
[12/05 00:44:10     64s]         Primary reporting skew groups eGRPC initial state:
[12/05 00:44:10     64s]           skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]               min path sink: CORE/row_f_reg_2__3_/CK
[12/05 00:44:10     64s]               max path sink: CORE/tetris_reg_7_/CK
[12/05 00:44:10     64s]         Skew group summary eGRPC initial state:
[12/05 00:44:10     64s]           skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]         eGRPC Moving buffers...
[12/05 00:44:10     64s]           Violation analysis...
[12/05 00:44:10     64s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/05 00:44:10     64s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]             misc counts      : r=1, pp=0
[12/05 00:44:10     64s]             cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]             cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=0.524pF, total=0.817pF
[12/05 00:44:10     64s]             wire lengths     : top=0.000um, trunk=2362.960um, leaf=3572.700um, total=5935.660um
[12/05 00:44:10     64s]             hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/05 00:44:10     64s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:10     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/05 00:44:10     64s]             Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]             Leaf  : target=0.518ns count=3 avg=0.371ns sd=0.010ns min=0.360ns max=0.379ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/05 00:44:10     64s]              Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]            Logics: XMD: 1 
[12/05 00:44:10     64s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]                 min path sink: CORE/row_f_reg_2__3_/CK
[12/05 00:44:10     64s]                 max path sink: CORE/tetris_reg_7_/CK
[12/05 00:44:10     64s]           Skew group summary after 'eGRPC Moving buffers':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/05 00:44:10     64s]           Artificially removing long paths...
[12/05 00:44:10     64s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]           Modifying slew-target multiplier from 1 to 0.9
[12/05 00:44:10     64s]           Downsizing prefiltering...
[12/05 00:44:10     64s]           Downsizing prefiltering done.
[12/05 00:44:10     64s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:10     64s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 3
[12/05 00:44:10     64s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/05 00:44:10     64s]           Reverting slew-target multiplier from 0.9 to 1
[12/05 00:44:10     64s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 00:44:10     64s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]             misc counts      : r=1, pp=0
[12/05 00:44:10     64s]             cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]             cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=0.524pF, total=0.817pF
[12/05 00:44:10     64s]             wire lengths     : top=0.000um, trunk=2362.960um, leaf=3572.700um, total=5935.660um
[12/05 00:44:10     64s]             hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 00:44:10     64s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:10     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 00:44:10     64s]             Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]             Leaf  : target=0.518ns count=3 avg=0.371ns sd=0.010ns min=0.360ns max=0.379ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/05 00:44:10     64s]              Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]            Logics: XMD: 1 
[12/05 00:44:10     64s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]                 min path sink: CORE/row_f_reg_2__3_/CK
[12/05 00:44:10     64s]                 max path sink: CORE/tetris_reg_7_/CK
[12/05 00:44:10     64s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         eGRPC Fixing DRVs...
[12/05 00:44:10     64s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:10     64s]           CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 00:44:10     64s]           
[12/05 00:44:10     64s]           PRO Statistics: Fix DRVs (cell sizing):
[12/05 00:44:10     64s]           =======================================
[12/05 00:44:10     64s]           
[12/05 00:44:10     64s]           Cell changes by Net Type:
[12/05 00:44:10     64s]           
[12/05 00:44:10     64s]           -------------------------------------------------------------------------------------------------
[12/05 00:44:10     64s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 00:44:10     64s]           -------------------------------------------------------------------------------------------------
[12/05 00:44:10     64s]           top                0            0           0            0                    0                0
[12/05 00:44:10     64s]           trunk              0            0           0            0                    0                0
[12/05 00:44:10     64s]           leaf               0            0           0            0                    0                0
[12/05 00:44:10     64s]           -------------------------------------------------------------------------------------------------
[12/05 00:44:10     64s]           Total              0            0           0            0                    0                0
[12/05 00:44:10     64s]           -------------------------------------------------------------------------------------------------
[12/05 00:44:10     64s]           
[12/05 00:44:10     64s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 00:44:10     64s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 00:44:10     64s]           
[12/05 00:44:10     64s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/05 00:44:10     64s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]             misc counts      : r=1, pp=0
[12/05 00:44:10     64s]             cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]             cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]             sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]             wire capacitance : top=0.000pF, trunk=0.293pF, leaf=0.524pF, total=0.817pF
[12/05 00:44:10     64s]             wire lengths     : top=0.000um, trunk=2362.960um, leaf=3572.700um, total=5935.660um
[12/05 00:44:10     64s]             hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/05 00:44:10     64s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:10     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/05 00:44:10     64s]             Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]             Leaf  : target=0.518ns count=3 avg=0.371ns sd=0.010ns min=0.360ns max=0.379ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/05 00:44:10     64s]              Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]            Logics: XMD: 1 
[12/05 00:44:10     64s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]                 min path sink: CORE/row_f_reg_2__3_/CK
[12/05 00:44:10     64s]                 max path sink: CORE/tetris_reg_7_/CK
[12/05 00:44:10     64s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/05 00:44:10     64s]             skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:10     64s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Slew Diagnostics: After DRV fixing
[12/05 00:44:10     64s]         ==================================
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Global Causes:
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         -------------------------------------
[12/05 00:44:10     64s]         Cause
[12/05 00:44:10     64s]         -------------------------------------
[12/05 00:44:10     64s]         DRV fixing with buffering is disabled
[12/05 00:44:10     64s]         -------------------------------------
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Top 5 overslews:
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         ---------------------------------
[12/05 00:44:10     64s]         Overslew    Causes    Driving Pin
[12/05 00:44:10     64s]         ---------------------------------
[12/05 00:44:10     64s]           (empty table)
[12/05 00:44:10     64s]         ---------------------------------
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         -------------------
[12/05 00:44:10     64s]         Cause    Occurences
[12/05 00:44:10     64s]         -------------------
[12/05 00:44:10     64s]           (empty table)
[12/05 00:44:10     64s]         -------------------
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Violation diagnostics counts from the 1 nodes that have violations:
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         ----------------------------------
[12/05 00:44:10     64s]         Cause                   Occurences
[12/05 00:44:10     64s]         ----------------------------------
[12/05 00:44:10     64s]         Sizing not permitted        1
[12/05 00:44:10     64s]         ----------------------------------
[12/05 00:44:10     64s]         
[12/05 00:44:10     64s]         Reconnecting optimized routes...
[12/05 00:44:10     64s]         Reset timing graph...
[12/05 00:44:10     64s] Ignoring AAE DB Resetting ...
[12/05 00:44:10     64s]         Reset timing graph done.
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/05 00:44:10     64s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         Violation analysis...
[12/05 00:44:10     64s] End AAE Lib Interpolated Model. (MEM=2589.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:10     64s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]         Clock instances to consider for cloning: 0
[12/05 00:44:10     64s]         Reset timing graph...
[12/05 00:44:10     64s] Ignoring AAE DB Resetting ...
[12/05 00:44:10     64s]         Reset timing graph done.
[12/05 00:44:10     64s]         Set dirty flag on 0 instances, 0 nets
[12/05 00:44:10     64s]         Clock DAG stats before routing clock trees:
[12/05 00:44:10     64s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:10     64s]           misc counts      : r=1, pp=0
[12/05 00:44:10     64s]           cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:10     64s]           cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:10     64s]           sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:10     64s]           wire capacitance : top=0.000pF, trunk=0.293pF, leaf=0.524pF, total=0.817pF
[12/05 00:44:10     64s]           wire lengths     : top=0.000um, trunk=2362.960um, leaf=3572.700um, total=5935.660um
[12/05 00:44:10     64s]           hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:10     64s]         Clock DAG net violations before routing clock trees:
[12/05 00:44:10     64s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:10     64s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/05 00:44:10     64s]           Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]           Leaf  : target=0.518ns count=3 avg=0.371ns sd=0.010ns min=0.360ns max=0.379ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:10     64s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/05 00:44:10     64s]            Bufs: BUF8CK: 4 
[12/05 00:44:10     64s]          Logics: XMD: 1 
[12/05 00:44:10     64s]         Primary reporting skew groups before routing clock trees:
[12/05 00:44:10     64s]           skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]               min path sink: CORE/row_f_reg_2__3_/CK
[12/05 00:44:10     64s]               max path sink: CORE/tetris_reg_7_/CK
[12/05 00:44:10     64s]         Skew group summary before routing clock trees:
[12/05 00:44:10     64s]           skew_group clk/func_mode: insertion delay [min=1.508, max=1.528, avg=1.520, sd=0.005], skew [0.020 vs 0.200], 100% {1.508, 1.528} (wid=0.140 ws=0.021) (gid=1.391 gs=0.003)
[12/05 00:44:10     64s]       eGRPC done.
[12/05 00:44:10     64s]     Calling post conditioning for eGRPC done.
[12/05 00:44:10     64s]   eGR Post Conditioning loop iteration 0 done.
[12/05 00:44:10     64s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/05 00:44:10     64s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:10     64s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:10     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2589.9M
[12/05 00:44:10     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:2544.9M
[12/05 00:44:10     64s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:10     64s]   Leaving CCOpt scope - ClockRefiner...
[12/05 00:44:10     64s]   Assigned high priority to 0 instances.
[12/05 00:44:10     64s]   Performing Single Pass Refine Place.
[12/05 00:44:10     64s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/05 00:44:10     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2544.9M
[12/05 00:44:10     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2544.9M
[12/05 00:44:10     64s] z: 2, totalTracks: 1
[12/05 00:44:10     64s] z: 4, totalTracks: 1
[12/05 00:44:10     64s] z: 6, totalTracks: 1
[12/05 00:44:10     64s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:10     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2544.9M
[12/05 00:44:10     64s] Info: 5 insts are soft-fixed.
[12/05 00:44:11     64s] OPERPROF:       Starting CMU at level 4, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2544.9M
[12/05 00:44:11     64s] 
[12/05 00:44:11     64s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:11     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2544.9M
[12/05 00:44:11     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2544.9MB).
[12/05 00:44:11     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:2544.9M
[12/05 00:44:11     64s] TDRefine: refinePlace mode is spiral
[12/05 00:44:11     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.4
[12/05 00:44:11     64s] OPERPROF: Starting RefinePlace at level 1, MEM:2544.9M
[12/05 00:44:11     64s] *** Starting refinePlace (0:01:05 mem=2544.9M) ***
[12/05 00:44:11     64s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:11     64s] Info: 5 insts are soft-fixed.
[12/05 00:44:11     64s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:11     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:11     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2544.9M
[12/05 00:44:11     64s] Starting refinePlace ...
[12/05 00:44:11     64s] One DDP V2 for no tweak run.
[12/05 00:44:11     64s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 00:44:11     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2544.9MB) @(0:01:05 - 0:01:05).
[12/05 00:44:11     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:11     64s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 00:44:11     64s] 
[12/05 00:44:11     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:44:11     64s] Move report: legalization moves 5 insts, mean move: 2.98 um, max move: 3.72 um spiral
[12/05 00:44:11     64s] 	Max move on inst (CORE/U1612): (1786.84, 1823.36) --> (1790.56, 1823.36)
[12/05 00:44:11     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2544.9MB) @(0:01:05 - 0:01:05).
[12/05 00:44:11     64s] Move report: Detail placement moves 5 insts, mean move: 2.98 um, max move: 3.72 um 
[12/05 00:44:11     64s] 	Max move on inst (CORE/U1612): (1786.84, 1823.36) --> (1790.56, 1823.36)
[12/05 00:44:11     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2544.9MB
[12/05 00:44:11     64s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:11     64s]   maximum (X+Y) =         3.72 um
[12/05 00:44:11     64s]   inst (CORE/U1612) with max move: (1786.84, 1823.36) -> (1790.56, 1823.36)
[12/05 00:44:11     64s]   mean    (X+Y) =         2.98 um
[12/05 00:44:11     64s] Summary Report:
[12/05 00:44:11     64s] Instances move: 5 (out of 1230 movable)
[12/05 00:44:11     64s] Instances flipped: 0
[12/05 00:44:11     64s] Mean displacement: 2.98 um
[12/05 00:44:11     64s] Max displacement: 3.72 um (Instance: CORE/U1612) (1786.84, 1823.36) -> (1790.56, 1823.36)
[12/05 00:44:11     64s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/05 00:44:11     64s] Total instances moved : 5
[12/05 00:44:11     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.024, MEM:2544.9M
[12/05 00:44:11     64s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:11     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2544.9MB
[12/05 00:44:11     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2544.9MB) @(0:01:05 - 0:01:05).
[12/05 00:44:11     64s] *** Finished refinePlace (0:01:05 mem=2544.9M) ***
[12/05 00:44:11     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.4
[12/05 00:44:11     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.029, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2544.9M
[12/05 00:44:11     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2544.9M
[12/05 00:44:11     64s]   ClockRefiner summary
[12/05 00:44:11     64s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 263).
[12/05 00:44:11     64s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[12/05 00:44:11     64s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 258).
[12/05 00:44:11     64s]   Revert refine place priority changes on 0 instances.
[12/05 00:44:11     64s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:11     64s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/05 00:44:11     64s]   CCOpt::Phase::Routing...
[12/05 00:44:11     64s]   Clock implementation routing...
[12/05 00:44:11     64s]     Leaving CCOpt scope - Routing Tools...
[12/05 00:44:11     64s] Net route status summary:
[12/05 00:44:11     64s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:11     64s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:11     64s]     Routing using eGR in eGR->NR Step...
[12/05 00:44:11     64s]       Early Global Route - eGR->Nr High Frequency step...
[12/05 00:44:11     64s] (ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
[12/05 00:44:11     64s] (ccopt eGR): Start to route 6 all nets
[12/05 00:44:11     65s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Import and model ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Create place DB ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Import place data ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Read instances and placement ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Read nets ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Create route DB ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       == Non-default Options ==
[12/05 00:44:11     65s] (I)       Clean congestion better                            : true
[12/05 00:44:11     65s] (I)       Estimate vias on DPT layer                         : true
[12/05 00:44:11     65s] (I)       Clean congestion layer assignment rounds           : 3
[12/05 00:44:11     65s] (I)       Layer constraints as soft constraints              : true
[12/05 00:44:11     65s] (I)       Soft top layer                                     : true
[12/05 00:44:11     65s] (I)       Skip prospective layer relax nets                  : true
[12/05 00:44:11     65s] (I)       Better NDR handling                                : true
[12/05 00:44:11     65s] (I)       Improved NDR modeling in LA                        : true
[12/05 00:44:11     65s] (I)       Routing cost fix for NDR handling                  : true
[12/05 00:44:11     65s] (I)       Update initial WL after Phase 1a                   : true
[12/05 00:44:11     65s] (I)       Block tracks for preroutes                         : true
[12/05 00:44:11     65s] (I)       Assign IRoute by net group key                     : true
[12/05 00:44:11     65s] (I)       Block unroutable channels                          : true
[12/05 00:44:11     65s] (I)       Block unroutable channel fix                       : true
[12/05 00:44:11     65s] (I)       Block unroutable channels 3D                       : true
[12/05 00:44:11     65s] (I)       Bound layer relaxed segment wl                     : true
[12/05 00:44:11     65s] (I)       Bound layer relaxed segment wl fix                 : true
[12/05 00:44:11     65s] (I)       Blocked pin reach length threshold                 : 2
[12/05 00:44:11     65s] (I)       Check blockage within NDR space in TA              : true
[12/05 00:44:11     65s] (I)       Skip must join for term with via pillar            : true
[12/05 00:44:11     65s] (I)       Model find APA for IO pin                          : true
[12/05 00:44:11     65s] (I)       On pin location for off pin term                   : true
[12/05 00:44:11     65s] (I)       Handle EOL spacing                                 : true
[12/05 00:44:11     65s] (I)       Merge PG vias by gap                               : true
[12/05 00:44:11     65s] (I)       Maximum routing layer                              : 6
[12/05 00:44:11     65s] (I)       Route selected nets only                           : true
[12/05 00:44:11     65s] (I)       Refine MST                                         : true
[12/05 00:44:11     65s] (I)       Honor PRL                                          : true
[12/05 00:44:11     65s] (I)       Strong congestion aware                            : true
[12/05 00:44:11     65s] (I)       Improved initial location for IRoutes              : true
[12/05 00:44:11     65s] (I)       Multi panel TA                                     : true
[12/05 00:44:11     65s] (I)       Penalize wire overlap                              : true
[12/05 00:44:11     65s] (I)       Expand small instance blockage                     : true
[12/05 00:44:11     65s] (I)       Reduce via in TA                                   : true
[12/05 00:44:11     65s] (I)       SS-aware routing                                   : true
[12/05 00:44:11     65s] (I)       Improve tree edge sharing                          : true
[12/05 00:44:11     65s] (I)       Improve 2D via estimation                          : true
[12/05 00:44:11     65s] (I)       Refine Steiner tree                                : true
[12/05 00:44:11     65s] (I)       Build spine tree                                   : true
[12/05 00:44:11     65s] (I)       Model pass through capacity                        : true
[12/05 00:44:11     65s] (I)       Extend blockages by a half GCell                   : true
[12/05 00:44:11     65s] (I)       Consider pin shapes                                : true
[12/05 00:44:11     65s] (I)       Consider pin shapes for all nodes                  : true
[12/05 00:44:11     65s] (I)       Consider NR APA                                    : true
[12/05 00:44:11     65s] (I)       Consider IO pin shape                              : true
[12/05 00:44:11     65s] (I)       Fix pin connection bug                             : true
[12/05 00:44:11     65s] (I)       Consider layer RC for local wires                  : true
[12/05 00:44:11     65s] (I)       LA-aware pin escape length                         : 2
[12/05 00:44:11     65s] (I)       Connect multiple ports                             : true
[12/05 00:44:11     65s] (I)       Split for must join                                : true
[12/05 00:44:11     65s] (I)       Number of threads                                  : 1
[12/05 00:44:11     65s] (I)       Routing effort level                               : 10000
[12/05 00:44:11     65s] (I)       Special modeling for N7                            : 0
[12/05 00:44:11     65s] (I)       Special modeling for N6                            : 0
[12/05 00:44:11     65s] (I)       Special modeling for N2                            : 0
[12/05 00:44:11     65s] (I)       Special modeling for N3 v9                         : 0
[12/05 00:44:11     65s] (I)       Special modeling for N5 v6                         : 0
[12/05 00:44:11     65s] (I)       Special modeling for N5PPv2                        : 0
[12/05 00:44:11     65s] (I)       Special settings for S3                            : 0
[12/05 00:44:11     65s] (I)       Special settings for S4                            : 0
[12/05 00:44:11     65s] (I)       Special settings for S5 v2                         : 0
[12/05 00:44:11     65s] (I)       Special settings for S7                            : 0
[12/05 00:44:11     65s] (I)       Special settings for S8 v6                         : 0
[12/05 00:44:11     65s] (I)       Prefer layer length threshold                      : 8
[12/05 00:44:11     65s] (I)       Overflow penalty cost                              : 10
[12/05 00:44:11     65s] (I)       A-star cost                                        : 0.300000
[12/05 00:44:11     65s] (I)       Misalignment cost                                  : 10.000000
[12/05 00:44:11     65s] (I)       Threshold for short IRoute                         : 6
[12/05 00:44:11     65s] (I)       Via cost during post routing                       : 1.000000
[12/05 00:44:11     65s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/05 00:44:11     65s] (I)       Source-to-sink ratio                               : 0.300000
[12/05 00:44:11     65s] (I)       Scenic ratio bound                                 : 3.000000
[12/05 00:44:11     65s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/05 00:44:11     65s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/05 00:44:11     65s] (I)       PG-aware similar topology routing                  : true
[12/05 00:44:11     65s] (I)       Maze routing via cost fix                          : true
[12/05 00:44:11     65s] (I)       Apply PRL on PG terms                              : true
[12/05 00:44:11     65s] (I)       Apply PRL on obs objects                           : true
[12/05 00:44:11     65s] (I)       Handle range-type spacing rules                    : true
[12/05 00:44:11     65s] (I)       PG gap threshold multiplier                        : 10.000000
[12/05 00:44:11     65s] (I)       Parallel spacing query fix                         : true
[12/05 00:44:11     65s] (I)       Force source to root IR                            : true
[12/05 00:44:11     65s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/05 00:44:11     65s] (I)       Do not relax to DPT layer                          : true
[12/05 00:44:11     65s] (I)       No DPT in post routing                             : true
[12/05 00:44:11     65s] (I)       Modeling PG via merging fix                        : true
[12/05 00:44:11     65s] (I)       Shield aware TA                                    : true
[12/05 00:44:11     65s] (I)       Strong shield aware TA                             : true
[12/05 00:44:11     65s] (I)       Overflow calculation fix in LA                     : true
[12/05 00:44:11     65s] (I)       Post routing fix                                   : true
[12/05 00:44:11     65s] (I)       Strong post routing                                : true
[12/05 00:44:11     65s] (I)       NDR via pillar fix                                 : true
[12/05 00:44:11     65s] (I)       Violation on path threshold                        : 1
[12/05 00:44:11     65s] (I)       Pass through capacity modeling                     : true
[12/05 00:44:11     65s] (I)       Select the non-relaxed segments in post routing stage : true
[12/05 00:44:11     65s] (I)       Select term pin box for io pin                     : true
[12/05 00:44:11     65s] (I)       Penalize NDR sharing                               : true
[12/05 00:44:11     65s] (I)       Keep fixed segments                                : true
[12/05 00:44:11     65s] (I)       Reorder net groups by key                          : true
[12/05 00:44:11     65s] (I)       Increase net scenic ratio                          : true
[12/05 00:44:11     65s] (I)       Method to set GCell size                           : row
[12/05 00:44:11     65s] (I)       Connect multiple ports and must join fix           : true
[12/05 00:44:11     65s] (I)       Avoid high resistance layers                       : true
[12/05 00:44:11     65s] (I)       Fix unreachable term connection                    : true
[12/05 00:44:11     65s] (I)       Model find APA for IO pin fix                      : true
[12/05 00:44:11     65s] (I)       Avoid connecting non-metal layers                  : true
[12/05 00:44:11     65s] (I)       Use track pitch for NDR                            : true
[12/05 00:44:11     65s] (I)       Top layer relaxation fix                           : true
[12/05 00:44:11     65s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:11     65s] (I)       Started Import route data (1T) ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       ============== Pin Summary ==============
[12/05 00:44:11     65s] (I)       +-------+--------+---------+------------+
[12/05 00:44:11     65s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:11     65s] (I)       +-------+--------+---------+------------+
[12/05 00:44:11     65s] (I)       |     1 |   5102 |  100.00 |        Pin |
[12/05 00:44:11     65s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:11     65s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:11     65s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:11     65s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:11     65s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:11     65s] (I)       +-------+--------+---------+------------+
[12/05 00:44:11     65s] (I)       Use row-based GCell size
[12/05 00:44:11     65s] (I)       Use row-based GCell align
[12/05 00:44:11     65s] (I)       GCell unit size   : 5040
[12/05 00:44:11     65s] (I)       GCell multiplier  : 1
[12/05 00:44:11     65s] (I)       GCell row height  : 5040
[12/05 00:44:11     65s] (I)       Actual row height : 5040
[12/05 00:44:11     65s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:11     65s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:11     65s] [NR-eGR] metal1 has no routable track
[12/05 00:44:11     65s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:11     65s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:11     65s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:11     65s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:11     65s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:11     65s] (I)       =================== Default via ====================
[12/05 00:44:11     65s] (I)       +---+------------------+---------------------------+
[12/05 00:44:11     65s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/05 00:44:11     65s] (I)       +---+------------------+---------------------------+
[12/05 00:44:11     65s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/05 00:44:11     65s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/05 00:44:11     65s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/05 00:44:11     65s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/05 00:44:11     65s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/05 00:44:11     65s] (I)       +---+------------------+---------------------------+
[12/05 00:44:11     65s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Read routing blockages ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Read instance blockages ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] (I)       Started Read PG blockages ( Curr Mem: 2544.85 MB )
[12/05 00:44:11     65s] [NR-eGR] Read 354 PG shapes
[12/05 00:44:11     65s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read boundary cut boxes ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:11     65s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:11     65s] [NR-eGR] #PG Blockages       : 354
[12/05 00:44:11     65s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:11     65s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:11     65s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read blackboxes ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:11     65s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read prerouted ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 00:44:11     65s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read unlegalized nets ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read nets ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] [NR-eGR] Read numTotalNets=1334  numIgnoredNets=1328
[12/05 00:44:11     65s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] [NR-eGR] Connected 0 must-join pins/ports
[12/05 00:44:11     65s] (I)       Started Set up via pillars ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:11     65s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Model blockages into capacity
[12/05 00:44:11     65s] (I)       Read Num Blocks=46709  Num Prerouted Wires=0  Num CS=0
[12/05 00:44:11     65s] (I)       Started Initialize 3D capacity ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Layer 1 (V) : #blockages 33592 : #preroutes 0
[12/05 00:44:11     65s] (I)       Layer 2 (H) : #blockages 11225 : #preroutes 0
[12/05 00:44:11     65s] (I)       Layer 3 (V) : #blockages 668 : #preroutes 0
[12/05 00:44:11     65s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 0
[12/05 00:44:11     65s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:11     65s] (I)       Finished Initialize 3D capacity ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       -- layer congestion ratio --
[12/05 00:44:11     65s] (I)       Layer 1 : 0.100000
[12/05 00:44:11     65s] (I)       Layer 2 : 0.700000
[12/05 00:44:11     65s] (I)       Layer 3 : 0.700000
[12/05 00:44:11     65s] (I)       Layer 4 : 1.000000
[12/05 00:44:11     65s] (I)       Layer 5 : 1.000000
[12/05 00:44:11     65s] (I)       Layer 6 : 1.000000
[12/05 00:44:11     65s] (I)       ----------------------------
[12/05 00:44:11     65s] (I)       Started Move terms for access ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Moved 1 terms for better access 
[12/05 00:44:11     65s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Number of ignored nets                =      0
[12/05 00:44:11     65s] (I)       Number of connected nets              =      0
[12/05 00:44:11     65s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of clock nets                  =      6.  Ignored: No
[12/05 00:44:11     65s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:11     65s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:11     65s] (I)       Finished Import route data (1T) ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Create route DB ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Read aux data ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Others data preparation ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[12/05 00:44:11     65s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Started Create route kernel ( Curr Mem: 2547.35 MB )
[12/05 00:44:11     65s] (I)       Ndr track 0 does not exist
[12/05 00:44:11     65s] (I)       Ndr track 0 does not exist
[12/05 00:44:11     65s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:11     65s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:11     65s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:11     65s] (I)       Site width          :   620  (dbu)
[12/05 00:44:11     65s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:11     65s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:11     65s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:11     65s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:11     65s] (I)       Grid                :   659   658     6
[12/05 00:44:11     65s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:11     65s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:11     65s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:11     65s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:11     65s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:11     65s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:11     65s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:11     65s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:11     65s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:11     65s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:11     65s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:11     65s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:11     65s] (I)       --------------------------------------------------------
[12/05 00:44:11     65s] 
[12/05 00:44:11     65s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:11     65s] [NR-eGR] Rule id: 0  Nets: 5 
[12/05 00:44:11     65s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:11     65s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:11     65s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:11     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:11     65s] [NR-eGR] Rule id: 1  Nets: 0 
[12/05 00:44:11     65s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:11     65s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:11     65s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:11     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:11     65s] [NR-eGR] ========================================
[12/05 00:44:11     65s] [NR-eGR] 
[12/05 00:44:11     65s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:11     65s] (I)       blocked tracks on layer2 : = 1067866 / 3524906 (30.29%)
[12/05 00:44:11     65s] (I)       blocked tracks on layer3 : = 1174935 / 3905234 (30.09%)
[12/05 00:44:11     65s] (I)       blocked tracks on layer4 : = 385695 / 3524906 (10.94%)
[12/05 00:44:11     65s] (I)       blocked tracks on layer5 : = 425248 / 3905234 (10.89%)
[12/05 00:44:11     65s] (I)       blocked tracks on layer6 : = 98681 / 880404 (11.21%)
[12/05 00:44:11     65s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Reset routing kernel
[12/05 00:44:11     65s] (I)       Started Global Routing ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Initialization ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       totalPins=267  totalGlobalPin=266 (99.63%)
[12/05 00:44:11     65s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Net group 1 ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Generate topology ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       total 2D Cap : 5893182 = (2742701 H, 3150481 V)
[12/05 00:44:11     65s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1a Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1a ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Pattern routing (1T) ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:11     65s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1b Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1b ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2571.35 MB )
[12/05 00:44:11     65s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.856480e+03um
[12/05 00:44:11     65s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1c Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1c ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Two level routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:11     65s] (I)       Started Two Level Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1d Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1d ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Detoured routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1e Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1e ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Route legalization ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.856480e+03um
[12/05 00:44:11     65s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1f Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1f ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Congestion clean ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1162 = (548 H, 614 V) = (0.02% H, 0.02% V) = (2.762e+03um H, 3.095e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1g Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1g ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1154 = (545 H, 609 V) = (0.02% H, 0.02% V) = (2.747e+03um H, 3.069e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       numNets=5  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=929
[12/05 00:44:11     65s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1h Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1h ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1154 = (546 H, 608 V) = (0.02% H, 0.02% V) = (2.752e+03um H, 3.064e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Layer assignment (1T) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Net group 2 ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Generate topology ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       total 2D Cap : 10174793 = (6239830 H, 3934963 V)
[12/05 00:44:11     65s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1a Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1a ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Pattern routing (1T) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/05 00:44:11     65s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1b Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1b ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.990480e+03um
[12/05 00:44:11     65s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1c Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1c ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Two level routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:11     65s] (I)       Started Two Level Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1d Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1d ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Detoured routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1e Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1e ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Route legalization ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.990480e+03um
[12/05 00:44:11     65s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1f Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1f ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Congestion clean ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1387 = (681 H, 706 V) = (0.01% H, 0.02% V) = (3.432e+03um H, 3.558e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1g Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1g ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1379 = (678 H, 701 V) = (0.01% H, 0.02% V) = (3.417e+03um H, 3.533e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[12/05 00:44:11     65s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1h Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1h ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1379 = (678 H, 701 V) = (0.01% H, 0.02% V) = (3.417e+03um H, 3.533e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Net group 3 ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Generate topology ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       total 2D Cap : 12643930 = (6239830 H, 6404100 V)
[12/05 00:44:11     65s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1a Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1a ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Pattern routing (1T) ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/05 00:44:11     65s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Started Add via demand to 2D ( Curr Mem: 2577.98 MB )
[12/05 00:44:11     65s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1b Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1b ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.258480e+03um
[12/05 00:44:11     65s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 00:44:11     65s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:11     65s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1c Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1c ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Two level routing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Level2 Grid: 132 x 132
[12/05 00:44:11     65s] (I)       Started Two Level Routing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1d Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1d ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Detoured routing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1e Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1e ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Route legalization ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.258480e+03um
[12/05 00:44:11     65s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1f Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1f ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Congestion clean ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1g Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1g ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] (I)       ============  Phase 1h Route ============
[12/05 00:44:11     65s] (I)       Started Phase 1h ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Post Routing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Usage: 1837 = (946 H, 891 V) = (0.02% H, 0.01% V) = (4.768e+03um H, 4.491e+03um V)
[12/05 00:44:11     65s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Layer assignment (1T) ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Net group 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       
[12/05 00:44:11     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:11     65s] [NR-eGR]                        OverCon            
[12/05 00:44:11     65s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:11     65s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 00:44:11     65s] [NR-eGR] ----------------------------------------------
[12/05 00:44:11     65s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR] ----------------------------------------------
[12/05 00:44:11     65s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 00:44:11     65s] [NR-eGR] 
[12/05 00:44:11     65s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Export 3D cong map ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       total 2D Cap : 12657354 = (6247008 H, 6410346 V)
[12/05 00:44:11     65s] (I)       Started Export 2D cong map ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:11     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:11     65s] (I)       Finished Export 2D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       ============= Track Assignment ============
[12/05 00:44:11     65s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Track Assignment ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:11     65s] (I)       Current Track Assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Run single-thread track assignment
[12/05 00:44:11     65s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Export ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Started Export DB wires ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Started Export all nets ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Started Set wire vias ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:11     65s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4926
[12/05 00:44:11     65s] [NR-eGR] metal2  (2V) length: 9.503625e+04um, number of vias: 7018
[12/05 00:44:11     65s] [NR-eGR] metal3  (3H) length: 1.078986e+05um, number of vias: 899
[12/05 00:44:11     65s] [NR-eGR] metal4  (4V) length: 2.851861e+04um, number of vias: 266
[12/05 00:44:11     65s] [NR-eGR] metal5  (5H) length: 1.258593e+04um, number of vias: 12
[12/05 00:44:11     65s] [NR-eGR] metal6  (6V) length: 3.063200e+02um, number of vias: 0
[12/05 00:44:11     65s] [NR-eGR] Total length: 2.443457e+05um, number of vias: 13121
[12/05 00:44:11     65s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:11     65s] [NR-eGR] Total eGR-routed clock nets wire length: 5.935660e+03um 
[12/05 00:44:11     65s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:11     65s] [NR-eGR] Report for selected net(s) only.
[12/05 00:44:11     65s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 266
[12/05 00:44:11     65s] [NR-eGR] metal2  (2V) length: 6.372800e+02um, number of vias: 278
[12/05 00:44:11     65s] [NR-eGR] metal3  (3H) length: 2.819660e+03um, number of vias: 131
[12/05 00:44:11     65s] [NR-eGR] metal4  (4V) length: 2.453920e+03um, number of vias: 4
[12/05 00:44:11     65s] [NR-eGR] metal5  (5H) length: 2.480000e+01um, number of vias: 0
[12/05 00:44:11     65s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 00:44:11     65s] [NR-eGR] Total length: 5.935660e+03um, number of vias: 679
[12/05 00:44:11     65s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:11     65s] [NR-eGR] Total routed clock nets wire length: 5.935660e+03um, number of vias: 679
[12/05 00:44:11     65s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:11     65s] (I)       Started Update net boxes ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Update timing ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Started Postprocess design ( Curr Mem: 2584.60 MB )
[12/05 00:44:11     65s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2555.60 MB )
[12/05 00:44:11     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2552.60 MB )
[12/05 00:44:11     65s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/05 00:44:11     65s]     Routing using eGR in eGR->NR Step done.
[12/05 00:44:11     65s]     Routing using NR in eGR->NR Step...
[12/05 00:44:11     65s] 
[12/05 00:44:11     65s] CCOPT: Preparing to route 6 clock nets with NanoRoute.
[12/05 00:44:11     65s]   All net are default rule.
[12/05 00:44:11     65s]   Preferred NanoRoute mode settings: Current
[12/05 00:44:11     65s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 00:44:11     65s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/05 00:44:11     65s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/05 00:44:11     65s]       Clock detailed routing...
[12/05 00:44:11     65s]         NanoRoute...
[12/05 00:44:11     65s] % Begin globalDetailRoute (date=12/05 00:44:11, mem=1743.8M)
[12/05 00:44:11     65s] 
[12/05 00:44:11     65s] globalDetailRoute
[12/05 00:44:11     65s] 
[12/05 00:44:11     65s] ### Time Record (globalDetailRoute) is installed.
[12/05 00:44:11     65s] #Start globalDetailRoute on Thu Dec  5 00:44:11 2024
[12/05 00:44:11     65s] #
[12/05 00:44:11     65s] ### Time Record (Pre Callback) is installed.
[12/05 00:44:11     65s] ### Time Record (Pre Callback) is uninstalled.
[12/05 00:44:11     65s] ### Time Record (DB Import) is installed.
[12/05 00:44:11     65s] ### Time Record (Timing Data Generation) is installed.
[12/05 00:44:11     65s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[2] of net tetrominoes[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[1] of net tetrominoes[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[0] of net tetrominoes[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[2] of net position[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[1] of net position[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[0] of net position[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris_valid of net tetris_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score_valid of net score_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fail of net fail because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[3] of net score[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[2] of net score[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[1] of net score[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[0] of net score[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[71] of net tetris[71] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[70] of net tetris[70] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[69] of net tetris[69] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[68] of net tetris[68] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:44:11     65s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 00:44:11     65s] #To increase the message display limit, refer to the product command reference manual.
[12/05 00:44:11     65s] ### Net info: total nets: 1338
[12/05 00:44:11     65s] ### Net info: dirty nets: 0
[12/05 00:44:11     65s] ### Net info: marked as disconnected nets: 0
[12/05 00:44:11     65s] #num needed restored net=0
[12/05 00:44:11     65s] #need_extraction net=0 (total=1338)
[12/05 00:44:11     65s] ### Net info: fully routed nets: 5
[12/05 00:44:11     65s] ### Net info: trivial (< 2 pins) nets: 91
[12/05 00:44:11     65s] ### Net info: unrouted nets: 1242
[12/05 00:44:11     65s] ### Net info: re-extraction nets: 0
[12/05 00:44:11     65s] ### Net info: selected nets: 6
[12/05 00:44:11     65s] ### Net info: ignored nets: 0
[12/05 00:44:11     65s] ### Net info: skip routing nets: 0
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 00:44:11     65s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 00:44:11     65s] #To increase the message display limit, refer to the product command reference manual.
[12/05 00:44:11     65s] ### import design signature (5): route=1564325488 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1836871898 dirty_area=416372099 del_dirty_area=0 cell=1453468114 placement=275616019 pin_access=1 inst_pattern=1 halo=0
[12/05 00:44:11     65s] ### Time Record (DB Import) is uninstalled.
[12/05 00:44:11     65s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 00:44:11     65s] #Wire/Via statistics before line assignment ...
[12/05 00:44:11     65s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:44:11     65s] #Total wire length = 5936 um.
[12/05 00:44:11     65s] #Total half perimeter of net bounding box = 3608 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal1 = 0 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal2 = 637 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal3 = 2820 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal4 = 2454 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal5 = 25 um.
[12/05 00:44:11     65s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:44:11     65s] #Total number of vias = 679
[12/05 00:44:11     65s] #Up-Via Summary (total 679):
[12/05 00:44:11     65s] #           
[12/05 00:44:11     65s] #-----------------------
[12/05 00:44:11     65s] # metal1            266
[12/05 00:44:11     65s] # metal2            278
[12/05 00:44:11     65s] # metal3            131
[12/05 00:44:11     65s] # metal4              4
[12/05 00:44:11     65s] #-----------------------
[12/05 00:44:11     65s] #                   679 
[12/05 00:44:11     65s] #
[12/05 00:44:11     65s] ### Time Record (Data Preparation) is installed.
[12/05 00:44:11     65s] #Start routing data preparation on Thu Dec  5 00:44:11 2024
[12/05 00:44:11     65s] #
[12/05 00:44:11     65s] #Minimum voltage of a net in the design = 0.000.
[12/05 00:44:11     65s] #Maximum voltage of a net in the design = 1.620.
[12/05 00:44:11     65s] #Voltage range [0.000 - 1.620] has 1336 nets.
[12/05 00:44:11     65s] #Voltage range [0.000 - 0.000] has 1 net.
[12/05 00:44:11     65s] #Voltage range [1.620 - 1.620] has 1 net.
[12/05 00:44:11     65s] ### Time Record (Cell Pin Access) is installed.
[12/05 00:44:11     65s] #Initial pin access analysis.
[12/05 00:44:12     66s] #Detail pin access analysis.
[12/05 00:44:12     66s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 00:44:12     66s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[12/05 00:44:12     66s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 00:44:12     66s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 00:44:12     66s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 00:44:12     66s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 00:44:12     66s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[12/05 00:44:12     66s] #Monitoring time of adding inner blkg by smac
[12/05 00:44:12     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.21 (MB), peak = 1813.55 (MB)
[12/05 00:44:12     66s] #Regenerating Ggrids automatically.
[12/05 00:44:12     66s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[12/05 00:44:12     66s] #Using automatically generated G-grids.
[12/05 00:44:12     66s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 00:44:12     66s] #Done routing data preparation.
[12/05 00:44:12     66s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1759.96 (MB), peak = 1813.55 (MB)
[12/05 00:44:12     66s] ### Time Record (Data Preparation) is uninstalled.
[12/05 00:44:12     66s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[12/05 00:44:12     66s] 
[12/05 00:44:12     66s] Trim Metal Layers:
[12/05 00:44:12     66s] LayerId::1 widthSet size::4
[12/05 00:44:12     66s] LayerId::2 widthSet size::4
[12/05 00:44:12     66s] LayerId::3 widthSet size::4
[12/05 00:44:12     66s] LayerId::4 widthSet size::4
[12/05 00:44:12     66s] LayerId::5 widthSet size::4
[12/05 00:44:12     66s] LayerId::6 widthSet size::2
[12/05 00:44:12     66s] Updating RC grid for preRoute extraction ...
[12/05 00:44:12     66s] eee: pegSigSF::1.070000
[12/05 00:44:12     66s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:12     66s] Initializing multi-corner resistance tables ...
[12/05 00:44:12     66s] eee: l::1 avDens::0.106169 usedTrk::33822.020247 availTrk::318568.632279 sigTrk::33822.020247
[12/05 00:44:12     66s] eee: l::2 avDens::0.030459 usedTrk::9147.471627 availTrk::300318.668554 sigTrk::9147.471627
[12/05 00:44:12     66s] eee: l::3 avDens::0.027652 usedTrk::9184.451785 availTrk::332148.807138 sigTrk::9184.451785
[12/05 00:44:12     66s] eee: l::4 avDens::0.012483 usedTrk::22.420635 availTrk::1796.128039 sigTrk::22.420635
[12/05 00:44:12     66s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:44:12     66s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/05 00:44:12     66s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:12     66s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.826800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:12     66s] #Successfully loaded pre-route RC model
[12/05 00:44:12     66s] #Enabled timing driven Line Assignment.
[12/05 00:44:12     66s] ### Time Record (Line Assignment) is installed.
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Begin Line Assignment ...
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Begin build data ...
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Distribution of nets:
[12/05 00:44:12     66s] #        2 ( 0         pin),      2 ( 1         pin),    815 ( 2         pin),
[12/05 00:44:12     66s] #      117 ( 3         pin),    118 ( 4         pin),     80 ( 5         pin),
[12/05 00:44:12     66s] #       68 ( 6         pin),     49 ( 7         pin),     20 ( 8         pin),
[12/05 00:44:12     66s] #        9 ( 9         pin),     43 (10-19      pin),      3 (20-29      pin),
[12/05 00:44:12     66s] #        4 (30-39      pin),      5 (40-49      pin),      2 (80-89      pin),
[12/05 00:44:12     66s] #        1 (90-99      pin),      0 (>=2000     pin).
[12/05 00:44:12     66s] #Total: 1338 nets, 5 fully global routed, 6 clocks, 6 nets have extra space,
[12/05 00:44:12     66s] #       6 nets have layer range, 6 nets have weight, 6 nets have avoid detour,
[12/05 00:44:12     66s] #       6 nets have priority.
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Nets in 1 layer range:
[12/05 00:44:12     66s] #   (metal3, metal4) :        6 ( 0.4%)
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Nets in 1 priority group:
[12/05 00:44:12     66s] #  clock:        6 ( 0.4%)
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #6 nets selected.
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Net length summary:
[12/05 00:44:12     66s] #Layer    H-Len   V-Len         Total       #Up-Via
[12/05 00:44:12     66s] #--------------------------------------------------
[12/05 00:44:12     66s] #metal1       0       0       0(  0%)     266( 39%)
[12/05 00:44:12     66s] #metal2       0     637     637( 11%)     278( 41%)
[12/05 00:44:12     66s] #metal3    2819       0    2819( 48%)     133( 20%)
[12/05 00:44:12     66s] #metal4       0    2454    2454( 41%)       4(  1%)
[12/05 00:44:12     66s] #metal5      24       0      24(  0%)       0(  0%)
[12/05 00:44:12     66s] #metal6       0       0       0(  0%)       0(  0%)
[12/05 00:44:12     66s] #--------------------------------------------------
[12/05 00:44:12     66s] #          2844    3091    5935           681      
[12/05 00:44:12     66s] ### Top 1 overlap violations ...
[12/05 00:44:12     66s] ###   Net: C_clk
[12/05 00:44:12     66s] ###     metal4: (769.5900, 3177.0810, 769.8700, 3179.3190), length: 2.2380, total: 2.2380
[12/05 00:44:12     66s] ###       fixed object
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Net length and overlap summary:
[12/05 00:44:12     66s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/05 00:44:12     66s] #----------------------------------------------------------------------------------------------
[12/05 00:44:12     66s] #metal1       4       0       4(  0%)     266( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 00:44:12     66s] #metal2       0     702     702( 12%)     258( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 00:44:12     66s] #metal3    2789       0    2789( 47%)     109( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 00:44:12     66s] #metal4       0    2415    2415( 41%)       2(  0%)       0(  0%)      0(  0.0%)      2(  0.1%)
[12/05 00:44:12     66s] #metal5      24       0      24(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 00:44:12     66s] #metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/05 00:44:12     66s] #----------------------------------------------------------------------------------------------
[12/05 00:44:12     66s] #          2818    3118    5936           635             0            0              2        
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Line Assignment statistics:
[12/05 00:44:12     66s] #Cpu time = 00:00:00
[12/05 00:44:12     66s] #Elapsed time = 00:00:00
[12/05 00:44:12     66s] #Increased memory = -6.38 (MB)
[12/05 00:44:12     66s] #Total memory = 1781.25 (MB)
[12/05 00:44:12     66s] #Peak memory = 1813.55 (MB)
[12/05 00:44:12     66s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Begin assignment summary ...
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #  Total number of segments             = 143
[12/05 00:44:12     66s] #  Total number of overlap segments     =   1 (  0.7%)
[12/05 00:44:12     66s] #  Total number of assigned segments    = 142 ( 99.3%)
[12/05 00:44:12     66s] #  Total number of shifted segments     =   1 (  0.7%)
[12/05 00:44:12     66s] #  Average movement of shifted segments =   2.00 tracks
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #  Total number of overlaps             =   0
[12/05 00:44:12     66s] #  Total length of overlaps             =   0 um
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #End assignment summary.
[12/05 00:44:12     66s] ### Time Record (Line Assignment) is uninstalled.
[12/05 00:44:12     66s] #Wire/Via statistics after line assignment ...
[12/05 00:44:12     66s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:44:12     66s] #Total wire length = 5778 um.
[12/05 00:44:12     66s] #Total half perimeter of net bounding box = 3668 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal1 = 0 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal2 = 552 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal3 = 2790 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal4 = 2412 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal5 = 24 um.
[12/05 00:44:12     66s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:44:12     66s] #Total number of vias = 635
[12/05 00:44:12     66s] #Up-Via Summary (total 635):
[12/05 00:44:12     66s] #           
[12/05 00:44:12     66s] #-----------------------
[12/05 00:44:12     66s] # metal1            266
[12/05 00:44:12     66s] # metal2            258
[12/05 00:44:12     66s] # metal3            109
[12/05 00:44:12     66s] # metal4              2
[12/05 00:44:12     66s] #-----------------------
[12/05 00:44:12     66s] #                   635 
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Routing data preparation, pin analysis, line assignment statistics:
[12/05 00:44:12     66s] #Cpu time = 00:00:01
[12/05 00:44:12     66s] #Elapsed time = 00:00:01
[12/05 00:44:12     66s] #Increased memory = 17.22 (MB)
[12/05 00:44:12     66s] #Total memory = 1761.43 (MB)
[12/05 00:44:12     66s] #Peak memory = 1813.55 (MB)
[12/05 00:44:12     66s] #RTESIG:78da9593414f032110853dfb2b26b4879a5865d805ba072f265ed534eab5c12edd6cdc05
[12/05 00:44:12     66s] #       03aca6ffdeb1f1604d65db23f0c1bc37c39b4c5fee96c004bf42398fc8e50ae17e29906b
[12/05 00:44:12     66s] #       a1e65894782df88a8e9e6fd9f964faf0f824808189b16ddcaaf7b5bd59777efd06a9ed5b
[12/05 00:44:12     66s] #       d7ec7618cc620ab4ba8421da00d1a644ab8b9feb1a52182ccc5ebdef0e125854b0315dcc
[12/05 00:44:12     66s] #       31422c407098b52ed9c6867f2aa9fd77eaad337dbb86da6eccd0a53f78817c4c9924f12c
[12/05 00:44:12     66s] #       f977dff9660b9d27c39f6d1831acb4046686e4094b363813b607b9aae0a3b6693cc59ec8
[12/05 00:44:12     66s] #       bc25c2cb9370a54ec2359e822347ea1ef1d408eb86feb0439472f483c8528cb74a913ab6
[12/05 00:44:12     66s] #       a3b2f594ae0065fe27a12e69861f457ed0a8bf2bc6645c6d429d2daa35a5c8799797562d
[12/05 00:44:12     66s] #       46b32238ffe532173b5eaaf154f1f288e871b93802529883cebe00774364ee
[12/05 00:44:12     66s] #
[12/05 00:44:12     66s] #Skip comparing routing design signature in db-snapshot flow
[12/05 00:44:12     66s] ### Time Record (Detail Routing) is installed.
[12/05 00:44:12     66s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 00:44:13     66s] #
[12/05 00:44:13     66s] #Start Detail Routing..
[12/05 00:44:13     66s] #start initial detail routing ...
[12/05 00:44:13     66s] ### Design has 7 dirty nets
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1774.75 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1788.73 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1788.74 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1788.09 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1788.33 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:00, memory = 1793.97 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:01, memory = 1794.15 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:01, memory = 1794.17 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:01, memory = 1794.54 (MB)
[12/05 00:44:13     67s] #   Improving pin accessing ...
[12/05 00:44:13     67s] #    elapsed time = 00:00:01, memory = 1794.54 (MB)
[12/05 00:44:13     67s] #   number of violations = 0
[12/05 00:44:13     67s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1768.49 (MB), peak = 1813.55 (MB)
[12/05 00:44:13     67s] #Complete Detail Routing.
[12/05 00:44:13     67s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:44:13     67s] #Total wire length = 6122 um.
[12/05 00:44:13     67s] #Total half perimeter of net bounding box = 3668 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal1 = 6 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal2 = 304 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal3 = 3066 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal4 = 2721 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal5 = 24 um.
[12/05 00:44:13     67s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:44:13     67s] #Total number of vias = 693
[12/05 00:44:13     67s] #Up-Via Summary (total 693):
[12/05 00:44:13     67s] #           
[12/05 00:44:13     67s] #-----------------------
[12/05 00:44:13     67s] # metal1            266
[12/05 00:44:13     67s] # metal2            245
[12/05 00:44:13     67s] # metal3            180
[12/05 00:44:13     67s] # metal4              2
[12/05 00:44:13     67s] #-----------------------
[12/05 00:44:13     67s] #                   693 
[12/05 00:44:13     67s] #
[12/05 00:44:13     67s] #Total number of DRC violations = 0
[12/05 00:44:13     67s] ### Time Record (Detail Routing) is uninstalled.
[12/05 00:44:13     67s] #Cpu time = 00:00:01
[12/05 00:44:13     67s] #Elapsed time = 00:00:01
[12/05 00:44:13     67s] #Increased memory = 4.41 (MB)
[12/05 00:44:13     67s] #Total memory = 1765.84 (MB)
[12/05 00:44:13     67s] #Peak memory = 1813.55 (MB)
[12/05 00:44:13     67s] #Skip updating routing design signature in db-snapshot flow
[12/05 00:44:13     67s] #detailRoute Statistics:
[12/05 00:44:13     67s] #Cpu time = 00:00:01
[12/05 00:44:13     67s] #Elapsed time = 00:00:01
[12/05 00:44:13     67s] #Increased memory = 4.42 (MB)
[12/05 00:44:13     67s] #Total memory = 1765.85 (MB)
[12/05 00:44:13     67s] #Peak memory = 1813.55 (MB)
[12/05 00:44:13     67s] ### Time Record (DB Export) is installed.
[12/05 00:44:13     67s] ### export design design signature (10): route=285067459 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1250245491 dirty_area=0 del_dirty_area=0 cell=1453468114 placement=275616019 pin_access=660932589 inst_pattern=1 halo=1754252718
[12/05 00:44:13     67s] ### Time Record (DB Export) is uninstalled.
[12/05 00:44:13     67s] ### Time Record (Post Callback) is installed.
[12/05 00:44:13     67s] ### Time Record (Post Callback) is uninstalled.
[12/05 00:44:13     67s] #
[12/05 00:44:13     67s] #globalDetailRoute statistics:
[12/05 00:44:13     67s] #Cpu time = 00:00:02
[12/05 00:44:13     67s] #Elapsed time = 00:00:02
[12/05 00:44:13     67s] #Increased memory = 27.35 (MB)
[12/05 00:44:13     67s] #Total memory = 1771.25 (MB)
[12/05 00:44:13     67s] #Peak memory = 1813.55 (MB)
[12/05 00:44:13     67s] #Number of warnings = 42
[12/05 00:44:13     67s] #Total number of warnings = 65
[12/05 00:44:13     67s] #Number of fails = 0
[12/05 00:44:13     67s] #Total number of fails = 0
[12/05 00:44:13     67s] #Complete globalDetailRoute on Thu Dec  5 00:44:13 2024
[12/05 00:44:13     67s] #
[12/05 00:44:13     67s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=660932589 inst_pattern=1 halo=0
[12/05 00:44:13     67s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 00:44:13     67s] ### 
[12/05 00:44:13     67s] ###   Scalability Statistics
[12/05 00:44:13     67s] ### 
[12/05 00:44:13     67s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:44:13     67s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/05 00:44:13     67s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:44:13     67s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/05 00:44:13     67s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[12/05 00:44:13     67s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[12/05 00:44:13     67s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:44:13     67s] ### 
[12/05 00:44:13     67s] % End globalDetailRoute (date=12/05 00:44:13, total cpu=0:00:02.3, real=0:00:02.0, peak res=1770.0M, current mem=1770.0M)
[12/05 00:44:13     67s]         NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/05 00:44:13     67s]       Clock detailed routing done.
[12/05 00:44:14     67s] Skipping check of guided vs. routed net lengths.
[12/05 00:44:14     67s] Set FIXED routing status on 5 net(s)
[12/05 00:44:14     67s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell I_CLK (XMD). Its placement status will remain as PLACED.
[12/05 00:44:14     67s] Set FIXED placed status on 4 instance(s)
[12/05 00:44:14     67s]       Route Remaining Unrouted Nets...
[12/05 00:44:14     67s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/05 00:44:14     67s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2573.0M
[12/05 00:44:14     67s] All LLGs are deleted
[12/05 00:44:14     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2573.0M
[12/05 00:44:14     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2573.0M
[12/05 00:44:14     67s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2573.0M
[12/05 00:44:14     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2573.0M
[12/05 00:44:14     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2573.0M
[12/05 00:44:14     67s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Import and model ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Create place DB ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Import place data ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read instances and placement ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read nets ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Create route DB ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       == Non-default Options ==
[12/05 00:44:14     67s] (I)       Maximum routing layer                              : 6
[12/05 00:44:14     67s] (I)       Number of threads                                  : 1
[12/05 00:44:14     67s] (I)       Method to set GCell size                           : row
[12/05 00:44:14     67s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:14     67s] (I)       Started Import route data (1T) ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       ============== Pin Summary ==============
[12/05 00:44:14     67s] (I)       +-------+--------+---------+------------+
[12/05 00:44:14     67s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:14     67s] (I)       +-------+--------+---------+------------+
[12/05 00:44:14     67s] (I)       |     1 |   5102 |  100.00 |        Pin |
[12/05 00:44:14     67s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:14     67s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:14     67s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:14     67s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:14     67s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:14     67s] (I)       +-------+--------+---------+------------+
[12/05 00:44:14     67s] (I)       Use row-based GCell size
[12/05 00:44:14     67s] (I)       Use row-based GCell align
[12/05 00:44:14     67s] (I)       GCell unit size   : 5040
[12/05 00:44:14     67s] (I)       GCell multiplier  : 1
[12/05 00:44:14     67s] (I)       GCell row height  : 5040
[12/05 00:44:14     67s] (I)       Actual row height : 5040
[12/05 00:44:14     67s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:14     67s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:14     67s] [NR-eGR] metal1 has no routable track
[12/05 00:44:14     67s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:14     67s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:14     67s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:14     67s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:14     67s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:14     67s] (I)       ================= Default via ==================
[12/05 00:44:14     67s] (I)       +---+------------------+-----------------------+
[12/05 00:44:14     67s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[12/05 00:44:14     67s] (I)       +---+------------------+-----------------------+
[12/05 00:44:14     67s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[12/05 00:44:14     67s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[12/05 00:44:14     67s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[12/05 00:44:14     67s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[12/05 00:44:14     67s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[12/05 00:44:14     67s] (I)       +---+------------------+-----------------------+
[12/05 00:44:14     67s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read routing blockages ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read instance blockages ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read PG blockages ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] [NR-eGR] Read 55439 PG shapes
[12/05 00:44:14     67s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read boundary cut boxes ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:14     67s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:14     67s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:44:14     67s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:14     67s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:14     67s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read blackboxes ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:14     67s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read prerouted ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 670
[12/05 00:44:14     67s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read unlegalized nets ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Read nets ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] [NR-eGR] Read numTotalNets=1334  numIgnoredNets=5
[12/05 00:44:14     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Started Set up via pillars ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:14     67s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     67s] (I)       Model blockages into capacity
[12/05 00:44:14     67s] (I)       Read Num Blocks=61559  Num Prerouted Wires=670  Num CS=0
[12/05 00:44:14     67s] (I)       Started Initialize 3D capacity ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 304
[12/05 00:44:14     68s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 316
[12/05 00:44:14     68s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 49
[12/05 00:44:14     68s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 1
[12/05 00:44:14     68s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:14     68s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       -- layer congestion ratio --
[12/05 00:44:14     68s] (I)       Layer 1 : 0.100000
[12/05 00:44:14     68s] (I)       Layer 2 : 0.700000
[12/05 00:44:14     68s] (I)       Layer 3 : 0.700000
[12/05 00:44:14     68s] (I)       Layer 4 : 0.700000
[12/05 00:44:14     68s] (I)       Layer 5 : 0.700000
[12/05 00:44:14     68s] (I)       Layer 6 : 0.700000
[12/05 00:44:14     68s] (I)       ----------------------------
[12/05 00:44:14     68s] (I)       Number of ignored nets                =      5
[12/05 00:44:14     68s] (I)       Number of connected nets              =      0
[12/05 00:44:14     68s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of clock nets                  =      6.  Ignored: No
[12/05 00:44:14     68s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:14     68s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:14     68s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Started Read aux data ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Started Others data preparation ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Started Create route kernel ( Curr Mem: 2573.04 MB )
[12/05 00:44:14     68s] (I)       Ndr track 0 does not exist
[12/05 00:44:14     68s] (I)       Ndr track 0 does not exist
[12/05 00:44:14     68s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:14     68s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:14     68s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:14     68s] (I)       Site width          :   620  (dbu)
[12/05 00:44:14     68s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:14     68s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:14     68s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:14     68s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:14     68s] (I)       Grid                :   659   658     6
[12/05 00:44:14     68s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:14     68s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:14     68s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:14     68s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:14     68s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:14     68s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:14     68s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:14     68s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:14     68s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:14     68s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:14     68s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:14     68s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:14     68s] (I)       --------------------------------------------------------
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:14     68s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 00:44:14     68s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:14     68s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:14     68s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:14     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:14     68s] [NR-eGR] Rule id: 1  Nets: 1242 
[12/05 00:44:14     68s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:14     68s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:14     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:14     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:14     68s] [NR-eGR] ========================================
[12/05 00:44:14     68s] [NR-eGR] 
[12/05 00:44:14     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:14     68s] (I)       blocked tracks on layer2 : = 1082537 / 3524906 (30.71%)
[12/05 00:44:14     68s] (I)       blocked tracks on layer3 : = 1190552 / 3905234 (30.49%)
[12/05 00:44:14     68s] (I)       blocked tracks on layer4 : = 401267 / 3524906 (11.38%)
[12/05 00:44:14     68s] (I)       blocked tracks on layer5 : = 441015 / 3905234 (11.29%)
[12/05 00:44:14     68s] (I)       blocked tracks on layer6 : = 101999 / 880404 (11.59%)
[12/05 00:44:14     68s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Reset routing kernel
[12/05 00:44:14     68s] (I)       Started Global Routing ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Started Initialization ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       totalPins=4660  totalGlobalPin=4585 (98.39%)
[12/05 00:44:14     68s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Started Net group 1 ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Started Generate topology ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       total 2D Cap : 12579166 = (6207857 H, 6371309 V)
[12/05 00:44:14     68s] [NR-eGR] Layer group 1: route 1242 net(s) in layer range [2, 6]
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1a Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1a ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Started Pattern routing (1T) ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:14     68s] (I)       Started Add via demand to 2D ( Curr Mem: 2597.04 MB )
[12/05 00:44:14     68s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1b Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1b ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:14     68s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:14     68s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/05 00:44:14     68s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:14     68s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1c Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1c ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:14     68s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1d Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1d ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:14     68s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1e Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1e ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Route legalization ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:14     68s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:14     68s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] (I)       ============  Phase 1l Route ============
[12/05 00:44:14     68s] (I)       Started Phase 1l ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Layer assignment (1T) ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Clean cong LA ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 00:44:14     68s] (I)       Layer  2:    2453662     20098         5      784419     2735151    (22.29%) 
[12/05 00:44:14     68s] (I)       Layer  3:    2726031     22606         1      865755     3030921    (22.22%) 
[12/05 00:44:14     68s] (I)       Layer  4:    3134989      7451         0      355677     3163892    (10.11%) 
[12/05 00:44:14     68s] (I)       Layer  5:    3475694      2756         0      392166     3504510    (10.06%) 
[12/05 00:44:14     68s] (I)       Layer  6:     780907        37         0       93061      786831    (10.58%) 
[12/05 00:44:14     68s] (I)       Total:      12571283     52948         6     2491078    13221305    (15.85%) 
[12/05 00:44:14     68s] (I)       
[12/05 00:44:14     68s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:14     68s] [NR-eGR]                        OverCon            
[12/05 00:44:14     68s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:14     68s] [NR-eGR]       Layer                (2)    OverCon 
[12/05 00:44:14     68s] [NR-eGR] ----------------------------------------------
[12/05 00:44:14     68s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR] ----------------------------------------------
[12/05 00:44:14     68s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/05 00:44:14     68s] [NR-eGR] 
[12/05 00:44:14     68s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Export 3D cong map ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       total 2D Cap : 12584506 = (6210220 H, 6374286 V)
[12/05 00:44:14     68s] (I)       Started Export 2D cong map ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:14     68s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:14     68s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       ============= Track Assignment ============
[12/05 00:44:14     68s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Track Assignment (1T) ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:14     68s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Run Multi-thread track assignment
[12/05 00:44:14     68s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Export ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Started Export DB wires ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Started Export all nets ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Started Set wire vias ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:14     68s] [NR-eGR] metal1  (1F) length: 5.580000e+00um, number of vias: 4926
[12/05 00:44:14     68s] [NR-eGR] metal2  (2V) length: 9.190599e+04um, number of vias: 7004
[12/05 00:44:14     68s] [NR-eGR] metal3  (3H) length: 1.068563e+05um, number of vias: 913
[12/05 00:44:14     68s] [NR-eGR] metal4  (4V) length: 3.162779e+04um, number of vias: 266
[12/05 00:44:14     68s] [NR-eGR] metal5  (5H) length: 1.385438e+04um, number of vias: 8
[12/05 00:44:14     68s] [NR-eGR] metal6  (6V) length: 1.892800e+02um, number of vias: 0
[12/05 00:44:14     68s] [NR-eGR] Total length: 2.444393e+05um, number of vias: 13117
[12/05 00:44:14     68s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:14     68s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 00:44:14     68s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:14     68s] (I)       Started Update net boxes ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Update timing ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Started Postprocess design ( Curr Mem: 2600.36 MB )
[12/05 00:44:14     68s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2580.36 MB )
[12/05 00:44:14     68s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2580.36 MB )
[12/05 00:44:14     68s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/05 00:44:14     68s]     Routing using NR in eGR->NR Step done.
[12/05 00:44:14     68s] Net route status summary:
[12/05 00:44:14     68s]   Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:14     68s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] CCOPT: Done with clock implementation routing.
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.4 real=0:00:03.4)
[12/05 00:44:14     68s]   Clock implementation routing done.
[12/05 00:44:14     68s]   Leaving CCOpt scope - extractRC...
[12/05 00:44:14     68s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/05 00:44:14     68s] Extraction called for design 'CHIP' of instances=1354 and nets=1338 using extraction engine 'preRoute' .
[12/05 00:44:14     68s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:44:14     68s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:44:14     68s] PreRoute RC Extraction called for design CHIP.
[12/05 00:44:14     68s] RC Extraction called in multi-corner(1) mode.
[12/05 00:44:14     68s] RCMode: PreRoute
[12/05 00:44:14     68s]       RC Corner Indexes            0   
[12/05 00:44:14     68s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:44:14     68s] Resistance Scaling Factor    : 1.00000 
[12/05 00:44:14     68s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:44:14     68s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:44:14     68s] Shrink Factor                : 1.00000
[12/05 00:44:14     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:44:14     68s] Using capacitance table file ...
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Trim Metal Layers:
[12/05 00:44:14     68s] LayerId::1 widthSet size::4
[12/05 00:44:14     68s] LayerId::2 widthSet size::4
[12/05 00:44:14     68s] LayerId::3 widthSet size::4
[12/05 00:44:14     68s] LayerId::4 widthSet size::4
[12/05 00:44:14     68s] LayerId::5 widthSet size::4
[12/05 00:44:14     68s] LayerId::6 widthSet size::2
[12/05 00:44:14     68s] Updating RC grid for preRoute extraction ...
[12/05 00:44:14     68s] eee: pegSigSF::1.070000
[12/05 00:44:14     68s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:14     68s] Initializing multi-corner resistance tables ...
[12/05 00:44:14     68s] eee: l::1 avDens::0.106169 usedTrk::33822.130960 availTrk::318568.632279 sigTrk::33822.130960
[12/05 00:44:14     68s] eee: l::2 avDens::0.036476 usedTrk::10971.003179 availTrk::300776.927014 sigTrk::10971.003179
[12/05 00:44:14     68s] eee: l::3 avDens::0.034021 usedTrk::11304.615672 availTrk::332282.749876 sigTrk::11304.615672
[12/05 00:44:14     68s] eee: l::4 avDens::0.020342 usedTrk::649.956151 availTrk::31952.214316 sigTrk::649.956151
[12/05 00:44:14     68s] eee: l::5 avDens::0.016127 usedTrk::274.888492 availTrk::17045.392241 sigTrk::274.888492
[12/05 00:44:14     68s] eee: l::6 avDens::0.026400 usedTrk::3.755556 availTrk::142.258065 sigTrk::3.755556
[12/05 00:44:14     68s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:14     68s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.209896 ; uaWl: 1.000000 ; uaWlH: 0.180122 ; aWlH: 0.000000 ; Pmax: 0.829400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:14     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2580.355M)
[12/05 00:44:14     68s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/05 00:44:14     68s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Corner.
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/05 00:44:14     68s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:14     68s] End AAE Lib Interpolated Model. (MEM=2580.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:14     68s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]   Clock DAG stats after routing clock trees:
[12/05 00:44:14     68s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]     misc counts      : r=1, pp=0
[12/05 00:44:14     68s]     cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]     cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]     wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]     wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]     hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]   Clock DAG net violations after routing clock trees:
[12/05 00:44:14     68s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/05 00:44:14     68s]     Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]     Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/05 00:44:14     68s]      Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]    Logics: XMD: 1 
[12/05 00:44:14     68s]   Primary reporting skew groups after routing clock trees:
[12/05 00:44:14     68s]     skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]         min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]         max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]   Skew group summary after routing clock trees:
[12/05 00:44:14     68s]     skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/05 00:44:14     68s]   CCOpt::Phase::PostConditioning...
[12/05 00:44:14     68s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/05 00:44:14     68s]   Leaving CCOpt scope - Initializing placement interface...
[12/05 00:44:14     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2628.1M
[12/05 00:44:14     68s] z: 2, totalTracks: 1
[12/05 00:44:14     68s] z: 4, totalTracks: 1
[12/05 00:44:14     68s] z: 6, totalTracks: 1
[12/05 00:44:14     68s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:14     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2628.1M
[12/05 00:44:14     68s] Core basic site is core_5040
[12/05 00:44:14     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2628.1M
[12/05 00:44:14     68s] Fast DP-INIT is on for default
[12/05 00:44:14     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:44:14     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:     Starting CMU at level 3, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2628.1M
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:14     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2628.1M
[12/05 00:44:14     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2628.1M
[12/05 00:44:14     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2628.1MB).
[12/05 00:44:14     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2628.1M
[12/05 00:44:14     68s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]   Removing CTS place status from clock tree and sinks.
[12/05 00:44:14     68s]   Removed CTS place status from 4 clock cells (out of 7 ) and 0 clock sinks (out of 0 ).
[12/05 00:44:14     68s]   Switching to inst based legalization.
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'I_CLK'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/05 00:44:14     68s]   PostConditioning...
[12/05 00:44:14     68s]     PostConditioning active optimizations:
[12/05 00:44:14     68s]      - DRV fixing with initial upsizing, sizing and buffering
[12/05 00:44:14     68s]      - Skew fixing with sizing
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/05 00:44:14     68s]     Currently running CTS, using active skew data
[12/05 00:44:14     68s]     Reset bufferability constraints...
[12/05 00:44:14     68s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/05 00:44:14     68s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     PostConditioning Upsizing To Fix DRVs...
[12/05 00:44:14     68s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:14     68s]       CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/05 00:44:14     68s]       ============================================
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Cell changes by Net Type:
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       top                0            0           0            0                    0                0
[12/05 00:44:14     68s]       trunk              0            0           0            0                    0                0
[12/05 00:44:14     68s]       leaf               0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Total              0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 00:44:14     68s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/05 00:44:14     68s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]         misc counts      : r=1, pp=0
[12/05 00:44:14     68s]         cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]         cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]         wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]         wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]         hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/05 00:44:14     68s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/05 00:44:14     68s]         Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]         Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/05 00:44:14     68s]          Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]        Logics: XMD: 1 
[12/05 00:44:14     68s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]             min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]             max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:14     68s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     Recomputing CTS skew targets...
[12/05 00:44:14     68s]     Resolving skew group constraints...
[12/05 00:44:14     68s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/05 00:44:14     68s]     Resolving skew group constraints done.
[12/05 00:44:14     68s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     PostConditioning Fixing DRVs...
[12/05 00:44:14     68s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:14     68s]       CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       PRO Statistics: Fix DRVs (cell sizing):
[12/05 00:44:14     68s]       =======================================
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Cell changes by Net Type:
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       top                0            0           0            0                    0                0
[12/05 00:44:14     68s]       trunk              0            0           0            0                    0                0
[12/05 00:44:14     68s]       leaf               0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Total              0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 00:44:14     68s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/05 00:44:14     68s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]         misc counts      : r=1, pp=0
[12/05 00:44:14     68s]         cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]         cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]         wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]         wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]         hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/05 00:44:14     68s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/05 00:44:14     68s]         Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]         Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/05 00:44:14     68s]          Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]        Logics: XMD: 1 
[12/05 00:44:14     68s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]             min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]             max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:14     68s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     Buffering to fix DRVs...
[12/05 00:44:14     68s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/05 00:44:14     68s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/05 00:44:14     68s]     Inserted 0 buffers and inverters.
[12/05 00:44:14     68s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/05 00:44:14     68s]     CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/05 00:44:14     68s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/05 00:44:14     68s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]       misc counts      : r=1, pp=0
[12/05 00:44:14     68s]       cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]       cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]       sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]       wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]       wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]       hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/05 00:44:14     68s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/05 00:44:14     68s]       Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]       Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/05 00:44:14     68s]        Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]      Logics: XMD: 1 
[12/05 00:44:14     68s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/05 00:44:14     68s]       skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]           min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]           max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/05 00:44:14     68s]       skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     Slew Diagnostics: After DRV fixing
[12/05 00:44:14     68s]     ==================================
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     Global Causes:
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     -----
[12/05 00:44:14     68s]     Cause
[12/05 00:44:14     68s]     -----
[12/05 00:44:14     68s]       (empty table)
[12/05 00:44:14     68s]     -----
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     Top 5 overslews:
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     ---------------------------------
[12/05 00:44:14     68s]     Overslew    Causes    Driving Pin
[12/05 00:44:14     68s]     ---------------------------------
[12/05 00:44:14     68s]       (empty table)
[12/05 00:44:14     68s]     ---------------------------------
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     -------------------
[12/05 00:44:14     68s]     Cause    Occurences
[12/05 00:44:14     68s]     -------------------
[12/05 00:44:14     68s]       (empty table)
[12/05 00:44:14     68s]     -------------------
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     Violation diagnostics counts from the 1 nodes that have violations:
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     ------------------------------------------------
[12/05 00:44:14     68s]     Cause                                 Occurences
[12/05 00:44:14     68s]     ------------------------------------------------
[12/05 00:44:14     68s]     Sizing not permitted                      1
[12/05 00:44:14     68s]     Cannot buffer as net is dont touch        1
[12/05 00:44:14     68s]     ------------------------------------------------
[12/05 00:44:14     68s]     
[12/05 00:44:14     68s]     PostConditioning Fixing Skew by cell sizing...
[12/05 00:44:14     68s]       Path optimization required 0 stage delay updates 
[12/05 00:44:14     68s]       Resized 0 clock insts to decrease delay.
[12/05 00:44:14     68s]       Fixing short paths with downsize only
[12/05 00:44:14     68s]       Path optimization required 0 stage delay updates 
[12/05 00:44:14     68s]       Resized 0 clock insts to increase delay.
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       PRO Statistics: Fix Skew (cell sizing):
[12/05 00:44:14     68s]       =======================================
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Cell changes by Net Type:
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       top                0            0           0            0                    0                0
[12/05 00:44:14     68s]       trunk              0            0           0            0                    0                0
[12/05 00:44:14     68s]       leaf               0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       Total              0            0           0            0                    0                0
[12/05 00:44:14     68s]       -------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/05 00:44:14     68s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/05 00:44:14     68s]       
[12/05 00:44:14     68s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/05 00:44:14     68s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]         misc counts      : r=1, pp=0
[12/05 00:44:14     68s]         cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]         cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]         sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]         wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]         wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]         hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/05 00:44:14     68s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/05 00:44:14     68s]         Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]         Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/05 00:44:14     68s]          Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]        Logics: XMD: 1 
[12/05 00:44:14     68s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]             min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]             max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/05 00:44:14     68s]         skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/05 00:44:14     68s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]     Reconnecting optimized routes...
[12/05 00:44:14     68s]     Reset timing graph...
[12/05 00:44:14     68s] Ignoring AAE DB Resetting ...
[12/05 00:44:14     68s]     Reset timing graph done.
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/05 00:44:14     68s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/05 00:44:14     68s]     Set dirty flag on 0 instances, 0 nets
[12/05 00:44:14     68s]   PostConditioning done.
[12/05 00:44:14     68s] Net route status summary:
[12/05 00:44:14     68s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:14     68s]   Non-clock:  1332 (unrouted=90, trialRouted=1242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[12/05 00:44:14     68s]   Update timing and DAG stats after post-conditioning...
[12/05 00:44:14     68s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/05 00:44:14     68s] End AAE Lib Interpolated Model. (MEM=2580.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:14     68s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s]   Clock DAG stats after post-conditioning:
[12/05 00:44:14     68s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]     misc counts      : r=1, pp=0
[12/05 00:44:14     68s]     cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]     cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]     sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]     wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]     wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]     hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s]   Clock DAG net violations after post-conditioning:
[12/05 00:44:14     68s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/05 00:44:14     68s]     Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]     Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/05 00:44:14     68s]      Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]    Logics: XMD: 1 
[12/05 00:44:14     68s]   Primary reporting skew groups after post-conditioning:
[12/05 00:44:14     68s]     skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]         min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]         max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s]   Skew group summary after post-conditioning:
[12/05 00:44:14     68s]     skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:14     68s]   Setting CTS place status to fixed for clock tree and sinks.
[12/05 00:44:14     68s]   numClockCells = 7, numClockCellsFixed = 7, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/05 00:44:14     68s]   Post-balance tidy up or trial balance steps...
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG stats at end of CTS:
[12/05 00:44:14     68s]   ==============================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   --------------------------------------------------------------
[12/05 00:44:14     68s]   Cell type                     Count    Area        Capacitance
[12/05 00:44:14     68s]   --------------------------------------------------------------
[12/05 00:44:14     68s]   Buffers                         4       174.989       0.067
[12/05 00:44:14     68s]   Inverters                       0         0.000       0.000
[12/05 00:44:14     68s]   Integrated Clock Gates          0         0.000       0.000
[12/05 00:44:14     68s]   Non-Integrated Clock Gates      0         0.000       0.000
[12/05 00:44:14     68s]   Clock Logic                     1      8774.314       0.004
[12/05 00:44:14     68s]   All                             5      8949.303       0.071
[12/05 00:44:14     68s]   --------------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG wire lengths at end of CTS:
[12/05 00:44:14     68s]   =====================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   --------------------
[12/05 00:44:14     68s]   Type     Wire Length
[12/05 00:44:14     68s]   --------------------
[12/05 00:44:14     68s]   Top          0.000
[12/05 00:44:14     68s]   Trunk     2363.680
[12/05 00:44:14     68s]   Leaf      3757.960
[12/05 00:44:14     68s]   Total     6121.640
[12/05 00:44:14     68s]   --------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG hp wire lengths at end of CTS:
[12/05 00:44:14     68s]   ========================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   -----------------------
[12/05 00:44:14     68s]   Type     hp Wire Length
[12/05 00:44:14     68s]   -----------------------
[12/05 00:44:14     68s]   Top            0.000
[12/05 00:44:14     68s]   Trunk       2384.400
[12/05 00:44:14     68s]   Leaf        1231.740
[12/05 00:44:14     68s]   Total       3616.140
[12/05 00:44:14     68s]   -----------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG capacitances at end of CTS:
[12/05 00:44:14     68s]   =====================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   --------------------------------
[12/05 00:44:14     68s]   Type     Gate     Wire     Total
[12/05 00:44:14     68s]   --------------------------------
[12/05 00:44:14     68s]   Top      0.000    0.000    0.000
[12/05 00:44:14     68s]   Trunk    0.071    0.292    0.363
[12/05 00:44:14     68s]   Leaf     0.534    0.533    1.067
[12/05 00:44:14     68s]   Total    0.604    0.826    1.430
[12/05 00:44:14     68s]   --------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG sink capacitances at end of CTS:
[12/05 00:44:14     68s]   ==========================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   --------------------------------------------------------
[12/05 00:44:14     68s]   Count    Total    Average    Std. Dev.    Min      Max
[12/05 00:44:14     68s]   --------------------------------------------------------
[12/05 00:44:14     68s]    258     0.534     0.002       0.000      0.002    0.002
[12/05 00:44:14     68s]   --------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG net violations at end of CTS:
[12/05 00:44:14     68s]   =======================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   -----------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/05 00:44:14     68s]   -----------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Capacitance    pF         1       0.004       0.000      0.004    [0.004]
[12/05 00:44:14     68s]   -----------------------------------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/05 00:44:14     68s]   ====================================================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/05 00:44:14     68s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Trunk       0.518       3       0.190       0.229      0.000    0.444    {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}         -
[12/05 00:44:14     68s]   Leaf        0.518       3       0.370       0.006      0.364    0.375    {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}         -
[12/05 00:44:14     68s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Clock DAG library cell distribution at end of CTS:
[12/05 00:44:14     68s]   ==================================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   ---------------------------------------
[12/05 00:44:14     68s]   Name      Type      Inst     Inst Area 
[12/05 00:44:14     68s]                       Count    (um^2)
[12/05 00:44:14     68s]   ---------------------------------------
[12/05 00:44:14     68s]   BUF8CK    buffer      4        174.989
[12/05 00:44:14     68s]   XMD       logic       1       8774.314
[12/05 00:44:14     68s]   ---------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Primary reporting skew groups summary at end of CTS:
[12/05 00:44:14     68s]   ====================================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Half-corner                   Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Delay_Corner_max:both.late    clk/func_mode    1.510     1.527     0.017       0.200         0.016           0.015           1.520        0.004     100% {1.510, 1.527}
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Skew group summary at end of CTS:
[12/05 00:44:14     68s]   =================================
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Half-corner                   Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   Delay_Corner_max:both.late    clk/func_mode    1.510     1.527     0.017       0.200         0.016           0.015           1.520        0.004     100% {1.510, 1.527}
[12/05 00:44:14     68s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Found a total of 0 clock tree pins with a slew violation.
[12/05 00:44:14     68s]   
[12/05 00:44:14     68s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s] Synthesizing clock trees done.
[12/05 00:44:14     68s] Tidy Up And Update Timing...
[12/05 00:44:14     68s] External - Set all clocks to propagated mode...
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/05 00:44:14     68s]  * CCOpt property update_io_latency is false
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Setting all clocks to propagated mode.
[12/05 00:44:14     68s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:14     68s] Clock DAG stats after update timingGraph:
[12/05 00:44:14     68s]   cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[12/05 00:44:14     68s]   misc counts      : r=1, pp=0
[12/05 00:44:14     68s]   cell areas       : b=174.989um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8949.303um^2
[12/05 00:44:14     68s]   cell capacitance : b=0.067pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.071pF
[12/05 00:44:14     68s]   sink capacitance : count=258, total=0.534pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/05 00:44:14     68s]   wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.533pF, total=0.826pF
[12/05 00:44:14     68s]   wire lengths     : top=0.000um, trunk=2363.680um, leaf=3757.960um, total=6121.640um
[12/05 00:44:14     68s]   hp wire lengths  : top=0.000um, trunk=2384.400um, leaf=1231.740um, total=3616.140um
[12/05 00:44:14     68s] Clock DAG net violations after update timingGraph:
[12/05 00:44:14     68s]   Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[12/05 00:44:14     68s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/05 00:44:14     68s]   Trunk : target=0.518ns count=3 avg=0.190ns sd=0.229ns min=0.000ns max=0.444ns {2 <= 0.311ns, 0 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s]   Leaf  : target=0.518ns count=3 avg=0.370ns sd=0.006ns min=0.364ns max=0.375ns {0 <= 0.311ns, 3 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
[12/05 00:44:14     68s] Clock DAG library cell distribution after update timingGraph {count}:
[12/05 00:44:14     68s]    Bufs: BUF8CK: 4 
[12/05 00:44:14     68s]  Logics: XMD: 1 
[12/05 00:44:14     68s] Primary reporting skew groups after update timingGraph:
[12/05 00:44:14     68s]   skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s]       min path sink: CORE/tetris_reg_61_/CK
[12/05 00:44:14     68s]       max path sink: CORE/tetris_reg_9_/CK
[12/05 00:44:14     68s] Skew group summary after update timingGraph:
[12/05 00:44:14     68s]   skew_group clk/func_mode: insertion delay [min=1.510, max=1.527, avg=1.520, sd=0.004], skew [0.017 vs 0.200], 100% {1.510, 1.527} (wid=0.134 ws=0.016) (gid=1.393 gs=0.002)
[12/05 00:44:14     68s] Logging CTS constraint violations...
[12/05 00:44:14     68s]   Clock tree clk has 1 max_capacitance violation.
[12/05 00:44:14     68s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (778.410,3317.180), in power domain auto-default. Achieved capacitance of 0.004pF.
[12/05 00:44:14     68s] Type 'man IMPCCOPT-1033' for more detail.
[12/05 00:44:14     68s] Logging CTS constraint violations done.
[12/05 00:44:14     68s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/05 00:44:14     68s] Runtime done. (took cpu=0:00:09.7 real=0:00:09.7)
[12/05 00:44:14     68s] Runtime Report Coverage % = 99.8
[12/05 00:44:14     68s] Runtime Summary
[12/05 00:44:14     68s] ===============
[12/05 00:44:14     68s] Clock Runtime:  (49%) Core CTS           4.82 (Init 1.94, Construction 0.80, Implementation 0.70, eGRPC 0.65, PostConditioning 0.11, Other 0.63)
[12/05 00:44:14     68s] Clock Runtime:  (35%) CTS services       3.48 (RefinePlace 0.19, EarlyGlobalClock 0.59, NanoRoute 2.39, ExtractRC 0.31, TimingAnalysis 0.00)
[12/05 00:44:14     68s] Clock Runtime:  (14%) Other CTS          1.40 (Init 0.51, CongRepair/EGR-DP 0.83, TimingUpdate 0.06, Other 0.00)
[12/05 00:44:14     68s] Clock Runtime: (100%) Total              9.71
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Runtime Summary:
[12/05 00:44:14     68s] ================
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] -------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s] wall  % time  children  called  name
[12/05 00:44:14     68s] -------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s] 9.73  100.00    9.73      0       
[12/05 00:44:14     68s] 9.73  100.00    9.71      1     Runtime
[12/05 00:44:14     68s] 0.06    0.65    0.06      1     CCOpt::Phase::Initialization
[12/05 00:44:14     68s] 0.06    0.65    0.06      1       Check Prerequisites
[12/05 00:44:14     68s] 0.06    0.65    0.00      1         Leaving CCOpt scope - CheckPlace
[12/05 00:44:14     68s] 2.32   23.88    2.27      1     CCOpt::Phase::PreparingToBalance
[12/05 00:44:14     68s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/05 00:44:14     68s] 0.44    4.55    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/05 00:44:14     68s] 0.14    1.41    0.13      1       Legalization setup
[12/05 00:44:14     68s] 0.12    1.28    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/05 00:44:14     68s] 0.00    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/05 00:44:14     68s] 1.69   17.40    0.00      1       Validating CTS configuration
[12/05 00:44:14     68s] 0.00    0.00    0.00      1         Checking module port directions
[12/05 00:44:14     68s] 0.00    0.05    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/05 00:44:14     68s] 0.06    0.64    0.04      1     Preparing To Balance
[12/05 00:44:14     68s] 0.01    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/05 00:44:14     68s] 0.03    0.26    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 00:44:14     68s] 2.01   20.63    2.01      1     CCOpt::Phase::Construction
[12/05 00:44:14     68s] 1.38   14.19    1.38      1       Stage::Clustering
[12/05 00:44:14     68s] 0.25    2.53    0.23      1         Clustering
[12/05 00:44:14     68s] 0.00    0.01    0.00      1           Initialize for clustering
[12/05 00:44:14     68s] 0.10    1.02    0.00      1           Bottom-up phase
[12/05 00:44:14     68s] 0.14    1.39    0.13      1           Legalizing clock trees
[12/05 00:44:14     68s] 0.10    0.98    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/05 00:44:14     68s] 0.00    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/05 00:44:14     68s] 0.02    0.23    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/05 00:44:14     68s] 0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 1.13   11.65    1.12      1         CongRepair After Initial Clustering
[12/05 00:44:14     68s] 1.02   10.53    0.96      1           Leaving CCOpt scope - Early Global Route
[12/05 00:44:14     68s] 0.53    5.45    0.00      1             Early Global Route - eGR only step
[12/05 00:44:14     68s] 0.43    4.45    0.00      1             Congestion Repair
[12/05 00:44:14     68s] 0.09    0.91    0.00      1           Leaving CCOpt scope - extractRC
[12/05 00:44:14     68s] 0.01    0.09    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.01    0.12    0.01      1       Stage::DRV Fixing
[12/05 00:44:14     68s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[12/05 00:44:14     68s] 0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/05 00:44:14     68s] 0.61    6.31    0.61      1       Stage::Insertion Delay Reduction
[12/05 00:44:14     68s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[12/05 00:44:14     68s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[12/05 00:44:14     68s] 0.01    0.10    0.00      1         Reducing insertion delay 1
[12/05 00:44:14     68s] 0.21    2.18    0.00      1         Removing longest path buffering
[12/05 00:44:14     68s] 0.39    3.96    0.00      1         Reducing insertion delay 2
[12/05 00:44:14     68s] 0.74    7.56    0.74      1     CCOpt::Phase::Implementation
[12/05 00:44:14     68s] 0.13    1.35    0.13      1       Stage::Reducing Power
[12/05 00:44:14     68s] 0.00    0.05    0.00      1         Improving clock tree routing
[12/05 00:44:14     68s] 0.12    1.23    0.00      1         Reducing clock tree power 1
[12/05 00:44:14     68s] 0.00    0.01    0.00      3           Legalizing clock trees
[12/05 00:44:14     68s] 0.01    0.06    0.00      1         Reducing clock tree power 2
[12/05 00:44:14     68s] 0.09    0.87    0.08      1       Stage::Balancing
[12/05 00:44:14     68s] 0.05    0.52    0.05      1         Approximately balancing fragments step
[12/05 00:44:14     68s] 0.02    0.16    0.00      1           Resolve constraints - Approximately balancing fragments
[12/05 00:44:14     68s] 0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/05 00:44:14     68s] 0.01    0.07    0.00      1           Moving gates to improve sub-tree skew
[12/05 00:44:14     68s] 0.02    0.16    0.00      1           Approximately balancing fragments bottom up
[12/05 00:44:14     68s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[12/05 00:44:14     68s] 0.01    0.06    0.00      1         Improving fragments clock skew
[12/05 00:44:14     68s] 0.01    0.15    0.01      1         Approximately balancing step
[12/05 00:44:14     68s] 0.01    0.08    0.00      1           Resolve constraints - Approximately balancing
[12/05 00:44:14     68s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[12/05 00:44:14     68s] 0.00    0.04    0.00      1         Fixing clock tree overload
[12/05 00:44:14     68s] 0.01    0.06    0.00      1         Approximately balancing paths
[12/05 00:44:14     68s] 0.47    4.86    0.47      1       Stage::Polishing
[12/05 00:44:14     68s] 0.01    0.12    0.01      1         Merging balancing drivers for power
[12/05 00:44:14     68s] 0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.01    0.07    0.00      1         Improving clock skew
[12/05 00:44:14     68s] 0.29    2.98    0.28      1         Moving gates to reduce wire capacitance
[12/05 00:44:14     68s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[12/05 00:44:14     68s] 0.03    0.35    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/05 00:44:14     68s] 0.00    0.02    0.00      1             Legalizing clock trees
[12/05 00:44:14     68s] 0.13    1.33    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/05 00:44:14     68s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/05 00:44:14     68s] 0.02    0.22    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/05 00:44:14     68s] 0.00    0.02    0.00      1             Legalizing clock trees
[12/05 00:44:14     68s] 0.09    0.95    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/05 00:44:14     68s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/05 00:44:14     68s] 0.06    0.57    0.00      1         Reducing clock tree power 3
[12/05 00:44:14     68s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[12/05 00:44:14     68s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/05 00:44:14     68s] 0.01    0.06    0.00      1         Improving insertion delay
[12/05 00:44:14     68s] 0.10    1.05    0.09      1         Wire Opt OverFix
[12/05 00:44:14     68s] 0.08    0.82    0.07      1           Wire Reduction extra effort
[12/05 00:44:14     68s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[12/05 00:44:14     68s] 0.00    0.01    0.00      1             Global shorten wires A0
[12/05 00:44:14     68s] 0.04    0.39    0.00      2             Move For Wirelength - core
[12/05 00:44:14     68s] 0.00    0.01    0.00      1             Global shorten wires A1
[12/05 00:44:14     68s] 0.02    0.17    0.00      1             Global shorten wires B
[12/05 00:44:14     68s] 0.01    0.14    0.00      1             Move For Wirelength - branch
[12/05 00:44:14     68s] 0.01    0.08    0.01      1           Optimizing orientation
[12/05 00:44:14     68s] 0.01    0.08    0.00      1             FlipOpt
[12/05 00:44:14     68s] 0.05    0.48    0.04      1       Stage::Updating netlist
[12/05 00:44:14     68s] 0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/05 00:44:14     68s] 0.04    0.37    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/05 00:44:14     68s] 0.83    8.50    0.81      1     CCOpt::Phase::eGRPC
[12/05 00:44:14     68s] 0.54    5.60    0.54      1       Leaving CCOpt scope - Routing Tools
[12/05 00:44:14     68s] 0.54    5.55    0.00      1         Early Global Route - eGR only step
[12/05 00:44:14     68s] 0.12    1.23    0.00      1       Leaving CCOpt scope - extractRC
[12/05 00:44:14     68s] 0.03    0.29    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 00:44:14     68s] 0.01    0.07    0.01      1       Reset bufferability constraints
[12/05 00:44:14     68s] 0.01    0.06    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       eGRPC Moving buffers
[12/05 00:44:14     68s] 0.00    0.01    0.00      1         Violation analysis
[12/05 00:44:14     68s] 0.02    0.23    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/05 00:44:14     68s] 0.00    0.01    0.00      1         Artificially removing long paths
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       eGRPC Fixing DRVs
[12/05 00:44:14     68s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[12/05 00:44:14     68s] 0.00    0.03    0.00      1       Violation analysis
[12/05 00:44:14     68s] 0.01    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/05 00:44:14     68s] 0.06    0.58    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/05 00:44:14     68s] 3.50   36.00    3.49      1     CCOpt::Phase::Routing
[12/05 00:44:14     68s] 3.39   34.80    3.32      1       Leaving CCOpt scope - Routing Tools
[12/05 00:44:14     68s] 0.53    5.44    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/05 00:44:14     68s] 2.39   24.59    0.00      1         NanoRoute
[12/05 00:44:14     68s] 0.40    4.12    0.00      1         Route Remaining Unrouted Nets
[12/05 00:44:14     68s] 0.10    1.01    0.00      1       Leaving CCOpt scope - extractRC
[12/05 00:44:14     68s] 0.01    0.08    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.11    1.09    0.09      1     CCOpt::Phase::PostConditioning
[12/05 00:44:14     68s] 0.05    0.47    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/05 00:44:14     68s] 0.00    0.00    0.00      1       Reset bufferability constraints
[12/05 00:44:14     68s] 0.01    0.08    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/05 00:44:14     68s] 0.01    0.09    0.00      1       Recomputing CTS skew targets
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       PostConditioning Fixing DRVs
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       Buffering to fix DRVs
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/05 00:44:14     68s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[12/05 00:44:14     68s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/05 00:44:14     68s] 0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/05 00:44:14     68s] 0.01    0.08    0.00      1     Post-balance tidy up or trial balance steps
[12/05 00:44:14     68s] 0.07    0.74    0.06      1     Tidy Up And Update Timing
[12/05 00:44:14     68s] 0.06    0.66    0.00      1       External - Set all clocks to propagated mode
[12/05 00:44:14     68s] -------------------------------------------------------------------------------------------------------------------------
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/05 00:44:14     68s] Leaving CCOpt scope - Cleaning up placement interface...
[12/05 00:44:14     68s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2631.5M
[12/05 00:44:14     68s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:2547.5M
[12/05 00:44:14     68s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/05 00:44:14     68s] Synthesizing clock trees with CCOpt done.
[12/05 00:44:14     68s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/05 00:44:14     68s] Type 'man IMPSP-9025' for more detail.
[12/05 00:44:14     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1707.6M, totSessionCpu=0:01:09 **
[12/05 00:44:14     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/05 00:44:14     68s] Need call spDPlaceInit before registerPrioInstLoc.
[12/05 00:44:14     68s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:08.7/0:07:16.9 (0.2), mem = 2547.5M
[12/05 00:44:14     68s] GigaOpt running with 1 threads.
[12/05 00:44:14     68s] Info: 1 threads available for lower-level modules during optimization.
[12/05 00:44:14     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.5M
[12/05 00:44:14     68s] z: 2, totalTracks: 1
[12/05 00:44:14     68s] z: 4, totalTracks: 1
[12/05 00:44:14     68s] z: 6, totalTracks: 1
[12/05 00:44:14     68s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:14     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF:     Starting CMU at level 3, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2547.5M
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 00:44:14     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2547.5M
[12/05 00:44:14     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.5MB).
[12/05 00:44:14     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2547.5M
[12/05 00:44:14     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2547.5M
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] Creating Lib Analyzer ...
[12/05 00:44:14     68s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 00:44:14     68s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 00:44:14     68s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 00:44:14     68s] 
[12/05 00:44:14     68s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:16     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2569.5M
[12/05 00:44:16     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2569.5M
[12/05 00:44:16     70s] Creating Lib Analyzer, finished. 
[12/05 00:44:16     70s] Effort level <high> specified for reg2reg path_group
[12/05 00:44:16     70s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/05 00:44:16     70s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/05 00:44:16     70s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell YA2GSD is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell YA2GSC is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell XMD is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell XMC is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell PUI is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell PDIX is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell PDI is dont_touch but not dont_use
[12/05 00:44:16     70s] 			Cell BHD1 is dont_touch but not dont_use
[12/05 00:44:16     70s] 	...
[12/05 00:44:16     70s] 	Reporting only the 20 first cells found...
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1714.5M, totSessionCpu=0:01:10 **
[12/05 00:44:16     70s] *** optDesign -postCTS ***
[12/05 00:44:16     70s] DRC Margin: user margin 0.0; extra margin 0.2
[12/05 00:44:16     70s] Hold Target Slack: user slack 0
[12/05 00:44:16     70s] Setup Target Slack: user slack 0; extra slack 0.0
[12/05 00:44:16     70s] setUsefulSkewMode -ecoRoute false
[12/05 00:44:16     70s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/05 00:44:16     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2571.5M
[12/05 00:44:16     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.022, MEM:2571.5M
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:44:16     70s] Deleting Lib Analyzer.
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Deleting Cell Server End ...
[12/05 00:44:16     70s] Multi-VT timing optimization disabled based on library information.
[12/05 00:44:16     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:44:16     70s] Summary for sequential cells identification: 
[12/05 00:44:16     70s]   Identified SBFF number: 42
[12/05 00:44:16     70s]   Identified MBFF number: 0
[12/05 00:44:16     70s]   Identified SB Latch number: 0
[12/05 00:44:16     70s]   Identified MB Latch number: 0
[12/05 00:44:16     70s]   Not identified SBFF number: 10
[12/05 00:44:16     70s]   Not identified MBFF number: 0
[12/05 00:44:16     70s]   Not identified SB Latch number: 0
[12/05 00:44:16     70s]   Not identified MB Latch number: 0
[12/05 00:44:16     70s]   Number of sequential cells which are not FFs: 27
[12/05 00:44:16     70s]  Visiting view : av_func_mode_max
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:16     70s]  Visiting view : av_func_mode_min
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:16     70s] TLC MultiMap info (StdDelay):
[12/05 00:44:16     70s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[12/05 00:44:16     70s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[12/05 00:44:16     70s]  Setting StdDelay to: 53.6ps
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Deleting Cell Server End ...
[12/05 00:44:16     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2571.5M
[12/05 00:44:16     70s] All LLGs are deleted
[12/05 00:44:16     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2571.5M
[12/05 00:44:16     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2571.5M
[12/05 00:44:16     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2565.5M
[12/05 00:44:16     70s] Start to check current routing status for nets...
[12/05 00:44:16     70s] All nets are already routed correctly.
[12/05 00:44:16     70s] End to check current routing status for nets (mem=2565.5M)
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] Creating Lib Analyzer ...
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:44:16     70s] Summary for sequential cells identification: 
[12/05 00:44:16     70s]   Identified SBFF number: 42
[12/05 00:44:16     70s]   Identified MBFF number: 0
[12/05 00:44:16     70s]   Identified SB Latch number: 0
[12/05 00:44:16     70s]   Identified MB Latch number: 0
[12/05 00:44:16     70s]   Not identified SBFF number: 10
[12/05 00:44:16     70s]   Not identified MBFF number: 0
[12/05 00:44:16     70s]   Not identified SB Latch number: 0
[12/05 00:44:16     70s]   Not identified MB Latch number: 0
[12/05 00:44:16     70s]   Number of sequential cells which are not FFs: 27
[12/05 00:44:16     70s]  Visiting view : av_func_mode_max
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:16     70s]  Visiting view : av_func_mode_min
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/05 00:44:16     70s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/05 00:44:16     70s] TLC MultiMap info (StdDelay):
[12/05 00:44:16     70s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[12/05 00:44:16     70s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[12/05 00:44:16     70s]  Setting StdDelay to: 53.6ps
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:44:16     70s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 00:44:16     70s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 00:44:16     70s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 00:44:16     70s] 
[12/05 00:44:16     70s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:17     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=2571.5M
[12/05 00:44:17     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=2571.5M
[12/05 00:44:17     71s] Creating Lib Analyzer, finished. 
[12/05 00:44:17     71s] ### Creating TopoMgr, started
[12/05 00:44:17     71s] ### Creating TopoMgr, finished
[12/05 00:44:17     71s] 
[12/05 00:44:17     71s] Footprint cell information for calculating maxBufDist
[12/05 00:44:17     71s] *info: There are 14 candidate Buffer cells
[12/05 00:44:17     71s] *info: There are 14 candidate Inverter cells
[12/05 00:44:17     71s] 
[12/05 00:44:17     71s] #optDebug: Start CG creation (mem=2581.1M)
[12/05 00:44:17     71s]  ...initializing CG  maxDriveDist 2479.376000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 247.937000 
[12/05 00:44:18     71s] (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgPrt (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgEgp (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgPbk (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgNrb(cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgObs (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgCon (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s]  ...processing cgPdm (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2688.9M)
[12/05 00:44:18     71s] Compute RC Scale Done ...
[12/05 00:44:18     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2679.3M
[12/05 00:44:18     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2679.3M
[12/05 00:44:18     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2679.3M
[12/05 00:44:18     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:2679.3M
[12/05 00:44:18     71s] Fast DP-INIT is on for default
[12/05 00:44:18     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2679.3M
[12/05 00:44:18     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2679.3M
[12/05 00:44:18     72s] Starting delay calculation for Setup views
[12/05 00:44:18     72s] #################################################################################
[12/05 00:44:18     72s] # Design Stage: PreRoute
[12/05 00:44:18     72s] # Design Name: CHIP
[12/05 00:44:18     72s] # Design Mode: 90nm
[12/05 00:44:18     72s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:44:18     72s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:44:18     72s] # Signoff Settings: SI Off 
[12/05 00:44:18     72s] #################################################################################
[12/05 00:44:18     72s] Calculate delays in Single mode...
[12/05 00:44:18     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2679.3M, InitMEM = 2679.3M)
[12/05 00:44:18     72s] Start delay calculation (fullDC) (1 T). (MEM=2679.33)
[12/05 00:44:18     72s] End AAE Lib Interpolated Model. (MEM=2690.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:18     72s] Total number of fetched objects 1358
[12/05 00:44:18     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:18     72s] End delay calculation. (MEM=2658.83 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:44:18     72s] End delay calculation (fullDC). (MEM=2658.83 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:44:18     72s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2658.8M) ***
[12/05 00:44:18     72s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:12 mem=2658.8M)
[12/05 00:44:18     72s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.849  | 31.200  | 13.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.055   |      7 (7)       |
|   max_tran     |     5 (199)      |   -0.200   |     5 (199)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.615%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1781.0M, totSessionCpu=0:01:12 **
[12/05 00:44:18     72s] *** InitOpt #1 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:01:12.5/0:07:20.7 (0.2), mem = 2623.1M
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] =============================================================================================
[12/05 00:44:18     72s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/05 00:44:18     72s] =============================================================================================
[12/05 00:44:18     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:18     72s] [ FullDelayCalc          ]      1   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:18     72s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/05 00:44:18     72s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/05 00:44:18     72s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 00:44:18     72s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  73.5 % )     0:00:02.8 /  0:00:02.8    1.0
[12/05 00:44:18     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:18     72s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ MISC                   ]          0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.3    1.1
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s]  InitOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] ** INFO : this run is activating low effort ccoptDesign flow
[12/05 00:44:18     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:18     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2623.1M
[12/05 00:44:18     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2623.1M
[12/05 00:44:18     72s] z: 2, totalTracks: 1
[12/05 00:44:18     72s] z: 4, totalTracks: 1
[12/05 00:44:18     72s] z: 6, totalTracks: 1
[12/05 00:44:18     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:18     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2623.1M
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:18     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2623.1M
[12/05 00:44:18     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2623.1MB).
[12/05 00:44:18     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:2623.1M
[12/05 00:44:18     72s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:18     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2623.1M
[12/05 00:44:18     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2623.1M
[12/05 00:44:18     72s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:18     72s] #optDebug: fT-E <X 2 0 0 1>
[12/05 00:44:18     72s] -congRepairInPostCTS false                 # bool, default=false, private
[12/05 00:44:18     72s] *** Starting optimizing excluded clock nets MEM= 2623.1M) ***
[12/05 00:44:18     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2623.1M) ***
[12/05 00:44:18     72s] *** Starting optimizing excluded clock nets MEM= 2623.1M) ***
[12/05 00:44:18     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2623.1M) ***
[12/05 00:44:18     72s] Info: Done creating the CCOpt slew target map.
[12/05 00:44:18     72s] Begin: GigaOpt high fanout net optimization
[12/05 00:44:18     72s] GigaOpt HFN: use maxLocalDensity 1.2
[12/05 00:44:18     72s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/05 00:44:18     72s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:12.5/0:07:20.8 (0.2), mem = 2623.1M
[12/05 00:44:18     72s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:18     72s] Info: 87 io nets excluded
[12/05 00:44:18     72s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:18     72s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:18     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.66432.1
[12/05 00:44:18     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:18     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:18     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2623.1M
[12/05 00:44:18     72s] z: 2, totalTracks: 1
[12/05 00:44:18     72s] z: 4, totalTracks: 1
[12/05 00:44:18     72s] z: 6, totalTracks: 1
[12/05 00:44:18     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:18     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2623.1M
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:18     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2623.1M
[12/05 00:44:18     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2623.1MB).
[12/05 00:44:18     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2623.1M
[12/05 00:44:18     72s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:18     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] ### Creating RouteCongInterface, started
[12/05 00:44:18     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] #optDebug: {0, 1.000}
[12/05 00:44:18     72s] ### Creating RouteCongInterface, finished
[12/05 00:44:18     72s] {MG  {5 0 33.2 0.620153} }
[12/05 00:44:18     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2623.1M
[12/05 00:44:18     72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:18     72s] Total-nets :: 1334, Stn-nets :: 87, ratio :: 6.52174 %
[12/05 00:44:18     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2623.1M
[12/05 00:44:18     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2623.1M
[12/05 00:44:18     72s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:18     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.66432.1
[12/05 00:44:18     72s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:12.8/0:07:21.1 (0.2), mem = 2623.1M
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] =============================================================================================
[12/05 00:44:18     72s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/05 00:44:18     72s] =============================================================================================
[12/05 00:44:18     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  22.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:44:18     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  14.0 % )     0:00:00.0 /  0:00:00.1    1.1
[12/05 00:44:18     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:18     72s] [ MISC                   ]          0:00:00.2  (  63.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:18     72s] ---------------------------------------------------------------------------------------------
[12/05 00:44:18     72s] 
[12/05 00:44:18     72s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/05 00:44:18     72s] End: GigaOpt high fanout net optimization
[12/05 00:44:18     72s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 00:44:18     72s] Deleting Lib Analyzer.
[12/05 00:44:18     72s] Begin: GigaOpt DRV Optimization
[12/05 00:44:18     72s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/05 00:44:18     72s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:12.9/0:07:21.1 (0.2), mem = 2639.1M
[12/05 00:44:18     72s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:18     72s] Info: 87 io nets excluded
[12/05 00:44:18     72s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:18     72s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:18     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.66432.2
[12/05 00:44:18     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:18     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2639.1M
[12/05 00:44:18     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:18     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2639.1M
[12/05 00:44:18     72s] z: 2, totalTracks: 1
[12/05 00:44:18     72s] z: 4, totalTracks: 1
[12/05 00:44:18     72s] z: 6, totalTracks: 1
[12/05 00:44:18     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:18     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2639.1M
[12/05 00:44:19     72s] 
[12/05 00:44:19     72s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:19     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2639.1M
[12/05 00:44:19     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2639.1M
[12/05 00:44:19     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2639.1M
[12/05 00:44:19     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2639.1MB).
[12/05 00:44:19     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2639.1M
[12/05 00:44:19     72s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:19     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2639.1M
[12/05 00:44:19     72s] ### Creating RouteCongInterface, started
[12/05 00:44:19     72s] 
[12/05 00:44:19     72s] Creating Lib Analyzer ...
[12/05 00:44:19     72s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 00:44:19     72s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 00:44:19     72s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 00:44:19     72s] 
[12/05 00:44:19     73s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:20     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=2639.1M
[12/05 00:44:20     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=2639.1M
[12/05 00:44:20     74s] Creating Lib Analyzer, finished. 
[12/05 00:44:20     74s] 
[12/05 00:44:20     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 00:44:20     74s] 
[12/05 00:44:20     74s] #optDebug: {0, 1.000}
[12/05 00:44:20     74s] ### Creating RouteCongInterface, finished
[12/05 00:44:20     74s] {MG  {5 0 33.2 0.620153} }
[12/05 00:44:20     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2639.1M
[12/05 00:44:20     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2639.1M
[12/05 00:44:20     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2658.2M
[12/05 00:44:20     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2658.2M
[12/05 00:44:20     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:20     74s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/05 00:44:20     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:20     74s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/05 00:44:20     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:20     74s] Info: violation cost 83.888184 (cap = 2.832598, tran = 81.055588, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:20     74s] |    90|   429|    -0.82|    12|    12|    -0.14|     0|     0|     0|     0|    13.85|     0.00|       0|       0|       0|  0.62%|          |         |
[12/05 00:44:21     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:21     74s] |    78|    78|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.85|     0.00|       0|       0|      12|  0.62%| 0:00:01.0|  2734.5M|
[12/05 00:44:21     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:21     74s] |    78|    78|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.85|     0.00|       0|       0|       0|  0.62%| 0:00:00.0|  2734.5M|
[12/05 00:44:21     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] ###############################################################################
[12/05 00:44:21     74s] #
[12/05 00:44:21     74s] #  Large fanout net report:  
[12/05 00:44:21     74s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/05 00:44:21     74s] #     - current density: 0.62
[12/05 00:44:21     74s] #
[12/05 00:44:21     74s] #  List of high fanout nets:
[12/05 00:44:21     74s] #
[12/05 00:44:21     74s] ###############################################################################
[12/05 00:44:21     74s] Bottom Preferred Layer:
[12/05 00:44:21     74s] +---------------+------------+----------+
[12/05 00:44:21     74s] |     Layer     |    CLK     |   Rule   |
[12/05 00:44:21     74s] +---------------+------------+----------+
[12/05 00:44:21     74s] | metal3 (z=3)  |          6 | default  |
[12/05 00:44:21     74s] +---------------+------------+----------+
[12/05 00:44:21     74s] Via Pillar Rule:
[12/05 00:44:21     74s]     None
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] =======================================================================
[12/05 00:44:21     74s]                 Reasons for remaining drv violations
[12/05 00:44:21     74s] =======================================================================
[12/05 00:44:21     74s] *info: Total 78 net(s) have violations which can't be fixed by DRV optimization.
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] MultiBuffering failure reasons
[12/05 00:44:21     74s] ------------------------------------------------
[12/05 00:44:21     74s] *info:    78 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2734.5M) ***
[12/05 00:44:21     74s] 
[12/05 00:44:21     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2734.5M
[12/05 00:44:21     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.026, MEM:2717.5M
[12/05 00:44:21     74s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.026, MEM:2717.5M
[12/05 00:44:21     74s] TDRefine: refinePlace mode is spiral
[12/05 00:44:21     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.5
[12/05 00:44:21     74s] OPERPROF: Starting RefinePlace at level 1, MEM:2717.5M
[12/05 00:44:21     74s] *** Starting refinePlace (0:01:15 mem=2717.5M) ***
[12/05 00:44:21     74s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:21     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:21     74s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2717.5M
[12/05 00:44:21     74s] Starting refinePlace ...
[12/05 00:44:21     74s] One DDP V2 for no tweak run.
[12/05 00:44:21     75s]   Spread Effort: high, standalone mode, useDDP on.
[12/05 00:44:21     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2717.5MB) @(0:01:15 - 0:01:15).
[12/05 00:44:21     75s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:21     75s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:44:21     75s] Move report: legalization moves 2 insts, mean move: 0.62 um, max move: 0.62 um spiral
[12/05 00:44:21     75s] 	Max move on inst (CORE/U963): (1711.20, 1919.12) --> (1710.58, 1919.12)
[12/05 00:44:21     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2717.5MB) @(0:01:15 - 0:01:15).
[12/05 00:44:21     75s] Move report: Detail placement moves 2 insts, mean move: 0.62 um, max move: 0.62 um 
[12/05 00:44:21     75s] 	Max move on inst (CORE/U963): (1711.20, 1919.12) --> (1710.58, 1919.12)
[12/05 00:44:21     75s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2717.5MB
[12/05 00:44:21     75s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:21     75s]   maximum (X+Y) =         0.62 um
[12/05 00:44:21     75s]   inst (CORE/U963) with max move: (1711.2, 1919.12) -> (1710.58, 1919.12)
[12/05 00:44:21     75s]   mean    (X+Y) =         0.62 um
[12/05 00:44:21     75s] Summary Report:
[12/05 00:44:21     75s] Instances move: 2 (out of 1226 movable)
[12/05 00:44:21     75s] Instances flipped: 0
[12/05 00:44:21     75s] Mean displacement: 0.62 um
[12/05 00:44:21     75s] Max displacement: 0.62 um (Instance: CORE/U963) (1711.2, 1919.12) -> (1710.58, 1919.12)
[12/05 00:44:21     75s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/05 00:44:21     75s] Total instances moved : 2
[12/05 00:44:21     75s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.026, MEM:2717.5M
[12/05 00:44:21     75s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:21     75s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2717.5MB
[12/05 00:44:21     75s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2717.5MB) @(0:01:15 - 0:01:15).
[12/05 00:44:21     75s] *** Finished refinePlace (0:01:15 mem=2717.5M) ***
[12/05 00:44:21     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.5
[12/05 00:44:21     75s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.031, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2717.5M
[12/05 00:44:21     75s] *** maximum move = 0.62 um ***
[12/05 00:44:21     75s] *** Finished re-routing un-routed nets (2717.5M) ***
[12/05 00:44:21     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/05 00:44:21     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:2717.5M
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2717.5M) ***
[12/05 00:44:21     75s] Total-nets :: 1334, Stn-nets :: 99, ratio :: 7.42129 %
[12/05 00:44:21     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.4M
[12/05 00:44:21     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2657.4M
[12/05 00:44:21     75s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:21     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.66432.2
[12/05 00:44:21     75s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:15.1/0:07:23.4 (0.2), mem = 2657.4M
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] =============================================================================================
[12/05 00:44:21     75s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/05 00:44:21     75s] =============================================================================================
[12/05 00:44:21     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:21     75s] ---------------------------------------------------------------------------------------------
[12/05 00:44:21     75s] [ RefinePlace            ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:21     75s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/05 00:44:21     75s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  58.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/05 00:44:21     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:44:21     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:01.3 /  0:00:01.4    1.0
[12/05 00:44:21     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:21     75s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ OptEval                ]      3   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:21     75s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 00:44:21     75s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:44:21     75s] [ IncrDelayCalc          ]     11   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:44:21     75s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:21     75s] [ MISC                   ]          0:00:00.3  (  12.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:21     75s] ---------------------------------------------------------------------------------------------
[12/05 00:44:21     75s]  DrvOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/05 00:44:21     75s] ---------------------------------------------------------------------------------------------
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] End: GigaOpt DRV Optimization
[12/05 00:44:21     75s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/05 00:44:21     75s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1796.5M, totSessionCpu=0:01:15 **
[12/05 00:44:21     75s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 00:44:21     75s] Deleting Lib Analyzer.
[12/05 00:44:21     75s] Begin: GigaOpt Global Optimization
[12/05 00:44:21     75s] *info: use new DP (enabled)
[12/05 00:44:21     75s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/05 00:44:21     75s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:21     75s] Info: 87 io nets excluded
[12/05 00:44:21     75s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:21     75s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:21     75s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:15.1/0:07:23.4 (0.2), mem = 2657.4M
[12/05 00:44:21     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.66432.3
[12/05 00:44:21     75s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:21     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2657.4M
[12/05 00:44:21     75s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:21     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2657.4M
[12/05 00:44:21     75s] z: 2, totalTracks: 1
[12/05 00:44:21     75s] z: 4, totalTracks: 1
[12/05 00:44:21     75s] z: 6, totalTracks: 1
[12/05 00:44:21     75s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:21     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2657.4M
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:21     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:2657.4M
[12/05 00:44:21     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2657.4M
[12/05 00:44:21     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2657.4M
[12/05 00:44:21     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2657.4MB).
[12/05 00:44:21     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2657.4M
[12/05 00:44:21     75s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:21     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2657.4M
[12/05 00:44:21     75s] ### Creating RouteCongInterface, started
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] Creating Lib Analyzer ...
[12/05 00:44:21     75s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 00:44:21     75s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 00:44:21     75s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 00:44:21     75s] 
[12/05 00:44:21     75s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:22     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=2657.4M
[12/05 00:44:22     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=2657.4M
[12/05 00:44:22     76s] Creating Lib Analyzer, finished. 
[12/05 00:44:22     76s] 
[12/05 00:44:22     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/05 00:44:22     76s] 
[12/05 00:44:22     76s] #optDebug: {0, 1.000}
[12/05 00:44:22     76s] ### Creating RouteCongInterface, finished
[12/05 00:44:22     76s] {MG  {5 0 33.2 0.620153} }
[12/05 00:44:22     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2657.4M
[12/05 00:44:22     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2657.4M
[12/05 00:44:22     76s] *info: 87 io nets excluded
[12/05 00:44:22     76s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:22     76s] *info: 6 clock nets excluded
[12/05 00:44:22     76s] *info: 1 no-driver net excluded.
[12/05 00:44:22     76s] *info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:23     76s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2676.5M
[12/05 00:44:23     76s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2676.5M
[12/05 00:44:23     77s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/05 00:44:23     77s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 00:44:23     77s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/05 00:44:23     77s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 00:44:23     77s] |   0.000|   0.000|    0.62%|   0:00:00.0| 2677.5M|av_func_mode_max|       NA| NA                                  |
[12/05 00:44:23     77s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2677.5M) ***
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2677.5M) ***
[12/05 00:44:23     77s] Bottom Preferred Layer:
[12/05 00:44:23     77s] +---------------+------------+----------+
[12/05 00:44:23     77s] |     Layer     |    CLK     |   Rule   |
[12/05 00:44:23     77s] +---------------+------------+----------+
[12/05 00:44:23     77s] | metal3 (z=3)  |          6 | default  |
[12/05 00:44:23     77s] +---------------+------------+----------+
[12/05 00:44:23     77s] Via Pillar Rule:
[12/05 00:44:23     77s]     None
[12/05 00:44:23     77s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/05 00:44:23     77s] Total-nets :: 1334, Stn-nets :: 99, ratio :: 7.42129 %
[12/05 00:44:23     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2658.4M
[12/05 00:44:23     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2656.4M
[12/05 00:44:23     77s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:23     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.66432.3
[12/05 00:44:23     77s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:17.0/0:07:25.3 (0.2), mem = 2656.4M
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] =============================================================================================
[12/05 00:44:23     77s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/05 00:44:23     77s] =============================================================================================
[12/05 00:44:23     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:23     77s] ---------------------------------------------------------------------------------------------
[12/05 00:44:23     77s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:23     77s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  69.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/05 00:44:23     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:23     77s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/05 00:44:23     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/05 00:44:23     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:23     77s] [ TransformInit          ]      1   0:00:00.3  (  16.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:23     77s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.2    1.1
[12/05 00:44:23     77s] ---------------------------------------------------------------------------------------------
[12/05 00:44:23     77s]  GlobalOpt #1 TOTAL                 0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/05 00:44:23     77s] ---------------------------------------------------------------------------------------------
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] End: GigaOpt Global Optimization
[12/05 00:44:23     77s] *** Timing Is met
[12/05 00:44:23     77s] *** Check timing (0:00:00.0)
[12/05 00:44:23     77s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 00:44:23     77s] Deleting Lib Analyzer.
[12/05 00:44:23     77s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/05 00:44:23     77s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:23     77s] Info: 87 io nets excluded
[12/05 00:44:23     77s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:23     77s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:23     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2656.4M
[12/05 00:44:23     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2656.4M
[12/05 00:44:23     77s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/05 00:44:23     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2656.4M
[12/05 00:44:23     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2656.4M
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] Active setup views:
[12/05 00:44:23     77s]  av_func_mode_max
[12/05 00:44:23     77s]   Dominating endpoints: 0
[12/05 00:44:23     77s]   Dominating TNS: -0.000
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] **INFO: Flow update: Design timing is met.
[12/05 00:44:23     77s] **INFO: Flow update: Design timing is met.
[12/05 00:44:23     77s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/05 00:44:23     77s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:23     77s] Info: 87 io nets excluded
[12/05 00:44:23     77s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:23     77s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:23     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2654.4M
[12/05 00:44:23     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2654.4M
[12/05 00:44:23     77s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:23     77s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=2673.5M
[12/05 00:44:23     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2673.5M
[12/05 00:44:23     77s] z: 2, totalTracks: 1
[12/05 00:44:23     77s] z: 4, totalTracks: 1
[12/05 00:44:23     77s] z: 6, totalTracks: 1
[12/05 00:44:23     77s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:23     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2673.5M
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:23     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2673.5M
[12/05 00:44:23     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2673.5M
[12/05 00:44:23     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2673.5M
[12/05 00:44:23     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2673.5MB).
[12/05 00:44:23     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2673.5M
[12/05 00:44:23     77s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:23     77s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=2673.5M
[12/05 00:44:23     77s] Begin: Area Reclaim Optimization
[12/05 00:44:23     77s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:17.2/0:07:25.5 (0.2), mem = 2673.5M
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] Creating Lib Analyzer ...
[12/05 00:44:23     77s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/05 00:44:23     77s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/05 00:44:23     77s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/05 00:44:23     77s] 
[12/05 00:44:23     77s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:24     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=2677.5M
[12/05 00:44:24     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=2677.5M
[12/05 00:44:24     78s] Creating Lib Analyzer, finished. 
[12/05 00:44:24     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.66432.4
[12/05 00:44:24     78s] ### Creating RouteCongInterface, started
[12/05 00:44:24     78s] 
[12/05 00:44:24     78s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/05 00:44:24     78s] 
[12/05 00:44:24     78s] #optDebug: {0, 1.000}
[12/05 00:44:24     78s] ### Creating RouteCongInterface, finished
[12/05 00:44:24     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2677.5M
[12/05 00:44:24     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2677.5M
[12/05 00:44:25     78s] Usable buffer cells for single buffer setup transform:
[12/05 00:44:25     78s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[12/05 00:44:25     78s] Number of usable buffer cells above: 14
[12/05 00:44:25     79s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2677.5M
[12/05 00:44:25     79s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2677.5M
[12/05 00:44:25     79s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.62
[12/05 00:44:25     79s] +---------+---------+--------+--------+------------+--------+
[12/05 00:44:25     79s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/05 00:44:25     79s] +---------+---------+--------+--------+------------+--------+
[12/05 00:44:25     79s] |    0.62%|        -|   0.100|   0.000|   0:00:00.0| 2677.5M|
[12/05 00:44:25     79s] |    0.62%|        0|   0.100|   0.000|   0:00:00.0| 2696.6M|
[12/05 00:44:25     79s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/05 00:44:25     79s] |    0.62%|        0|   0.100|   0.000|   0:00:00.0| 2696.6M|
[12/05 00:44:25     79s] |    0.62%|        0|   0.100|   0.000|   0:00:00.0| 2696.6M|
[12/05 00:44:25     79s] |    0.62%|        0|   0.100|   0.000|   0:00:00.0| 2696.6M|
[12/05 00:44:25     79s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/05 00:44:25     79s] |    0.62%|        0|   0.100|   0.000|   0:00:00.0| 2696.6M|
[12/05 00:44:25     79s] +---------+---------+--------+--------+------------+--------+
[12/05 00:44:25     79s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.62
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/05 00:44:25     79s] --------------------------------------------------------------
[12/05 00:44:25     79s] |                                   | Total     | Sequential |
[12/05 00:44:25     79s] --------------------------------------------------------------
[12/05 00:44:25     79s] | Num insts resized                 |       0  |       0    |
[12/05 00:44:25     79s] | Num insts undone                  |       0  |       0    |
[12/05 00:44:25     79s] | Num insts Downsized               |       0  |       0    |
[12/05 00:44:25     79s] | Num insts Samesized               |       0  |       0    |
[12/05 00:44:25     79s] | Num insts Upsized                 |       0  |       0    |
[12/05 00:44:25     79s] | Num multiple commits+uncommits    |       0  |       -    |
[12/05 00:44:25     79s] --------------------------------------------------------------
[12/05 00:44:25     79s] Bottom Preferred Layer:
[12/05 00:44:25     79s] +---------------+------------+----------+
[12/05 00:44:25     79s] |     Layer     |    CLK     |   Rule   |
[12/05 00:44:25     79s] +---------------+------------+----------+
[12/05 00:44:25     79s] | metal3 (z=3)  |          6 | default  |
[12/05 00:44:25     79s] +---------------+------------+----------+
[12/05 00:44:25     79s] Via Pillar Rule:
[12/05 00:44:25     79s]     None
[12/05 00:44:25     79s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[12/05 00:44:25     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.024, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:2696.6M
[12/05 00:44:25     79s] TDRefine: refinePlace mode is spiral
[12/05 00:44:25     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.6
[12/05 00:44:25     79s] OPERPROF: Starting RefinePlace at level 1, MEM:2696.6M
[12/05 00:44:25     79s] *** Starting refinePlace (0:01:19 mem=2696.6M) ***
[12/05 00:44:25     79s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:25     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:25     79s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2696.6M
[12/05 00:44:25     79s] Starting refinePlace ...
[12/05 00:44:25     79s] One DDP V2 for no tweak run.
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:44:25     79s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/05 00:44:25     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2696.6MB) @(0:01:19 - 0:01:19).
[12/05 00:44:25     79s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:25     79s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2696.6MB
[12/05 00:44:25     79s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:25     79s]   maximum (X+Y) =         0.00 um
[12/05 00:44:25     79s]   mean    (X+Y) =         0.00 um
[12/05 00:44:25     79s] Summary Report:
[12/05 00:44:25     79s] Instances move: 0 (out of 1226 movable)
[12/05 00:44:25     79s] Instances flipped: 0
[12/05 00:44:25     79s] Mean displacement: 0.00 um
[12/05 00:44:25     79s] Max displacement: 0.00 um 
[12/05 00:44:25     79s] Total instances moved : 0
[12/05 00:44:25     79s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2696.6M
[12/05 00:44:25     79s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:25     79s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2696.6MB
[12/05 00:44:25     79s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2696.6MB) @(0:01:19 - 0:01:19).
[12/05 00:44:25     79s] *** Finished refinePlace (0:01:19 mem=2696.6M) ***
[12/05 00:44:25     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.6
[12/05 00:44:25     79s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2696.6M
[12/05 00:44:25     79s] *** maximum move = 0.00 um ***
[12/05 00:44:25     79s] *** Finished re-routing un-routed nets (2696.6M) ***
[12/05 00:44:25     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M
[12/05 00:44:25     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2715.6M
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2715.6M) ***
[12/05 00:44:25     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.66432.4
[12/05 00:44:25     79s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:19.4/0:07:27.6 (0.2), mem = 2715.6M
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] =============================================================================================
[12/05 00:44:25     79s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/05 00:44:25     79s] =============================================================================================
[12/05 00:44:25     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:25     79s] ---------------------------------------------------------------------------------------------
[12/05 00:44:25     79s] [ RefinePlace            ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 00:44:25     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  71.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/05 00:44:25     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/05 00:44:25     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:25     79s] [ OptGetWeight           ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ OptEval                ]     75   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/05 00:44:25     79s] [ OptCommit              ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ PostCommitDelayUpdate  ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:25     79s] [ MISC                   ]          0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:25     79s] ---------------------------------------------------------------------------------------------
[12/05 00:44:25     79s]  AreaOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/05 00:44:25     79s] ---------------------------------------------------------------------------------------------
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.6M
[12/05 00:44:25     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2658.6M
[12/05 00:44:25     79s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:25     79s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2658.57M, totSessionCpu=0:01:19).
[12/05 00:44:25     79s] eGR doReRoute: optGuide
[12/05 00:44:25     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2658.6M
[12/05 00:44:25     79s] All LLGs are deleted
[12/05 00:44:25     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2658.6M
[12/05 00:44:25     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2658.6M
[12/05 00:44:25     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:2658.6M
[12/05 00:44:25     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2658.6M
[12/05 00:44:25     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2658.6M
[12/05 00:44:25     79s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Import and model ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Create place DB ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Import place data ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read instances and placement ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read nets ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Create route DB ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       == Non-default Options ==
[12/05 00:44:25     79s] (I)       Maximum routing layer                              : 6
[12/05 00:44:25     79s] (I)       Number of threads                                  : 1
[12/05 00:44:25     79s] (I)       Method to set GCell size                           : row
[12/05 00:44:25     79s] (I)       Counted 48141 PG shapes. We will not process PG shapes layer by layer.
[12/05 00:44:25     79s] (I)       Started Import route data (1T) ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       ============== Pin Summary ==============
[12/05 00:44:25     79s] (I)       +-------+--------+---------+------------+
[12/05 00:44:25     79s] (I)       | Layer | # pins | % total |      Group |
[12/05 00:44:25     79s] (I)       +-------+--------+---------+------------+
[12/05 00:44:25     79s] (I)       |     1 |   5102 |  100.00 |        Pin |
[12/05 00:44:25     79s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 00:44:25     79s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 00:44:25     79s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 00:44:25     79s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 00:44:25     79s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 00:44:25     79s] (I)       +-------+--------+---------+------------+
[12/05 00:44:25     79s] (I)       Use row-based GCell size
[12/05 00:44:25     79s] (I)       Use row-based GCell align
[12/05 00:44:25     79s] (I)       GCell unit size   : 5040
[12/05 00:44:25     79s] (I)       GCell multiplier  : 1
[12/05 00:44:25     79s] (I)       GCell row height  : 5040
[12/05 00:44:25     79s] (I)       Actual row height : 5040
[12/05 00:44:25     79s] (I)       GCell align ref   : 240560 240800
[12/05 00:44:25     79s] [NR-eGR] Track table information for default rule: 
[12/05 00:44:25     79s] [NR-eGR] metal1 has no routable track
[12/05 00:44:25     79s] [NR-eGR] metal2 has single uniform track structure
[12/05 00:44:25     79s] [NR-eGR] metal3 has single uniform track structure
[12/05 00:44:25     79s] [NR-eGR] metal4 has single uniform track structure
[12/05 00:44:25     79s] [NR-eGR] metal5 has single uniform track structure
[12/05 00:44:25     79s] [NR-eGR] metal6 has single uniform track structure
[12/05 00:44:25     79s] (I)       ================= Default via ==================
[12/05 00:44:25     79s] (I)       +---+------------------+-----------------------+
[12/05 00:44:25     79s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut       |
[12/05 00:44:25     79s] (I)       +---+------------------+-----------------------+
[12/05 00:44:25     79s] (I)       | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[12/05 00:44:25     79s] (I)       | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[12/05 00:44:25     79s] (I)       | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[12/05 00:44:25     79s] (I)       | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[12/05 00:44:25     79s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[12/05 00:44:25     79s] (I)       +---+------------------+-----------------------+
[12/05 00:44:25     79s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read routing blockages ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read instance blockages ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read PG blockages ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] [NR-eGR] Read 55439 PG shapes
[12/05 00:44:25     79s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read boundary cut boxes ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] [NR-eGR] #Routing Blockages  : 0
[12/05 00:44:25     79s] [NR-eGR] #Instance Blockages : 6120
[12/05 00:44:25     79s] [NR-eGR] #PG Blockages       : 55439
[12/05 00:44:25     79s] [NR-eGR] #Halo Blockages     : 0
[12/05 00:44:25     79s] [NR-eGR] #Boundary Blockages : 0
[12/05 00:44:25     79s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read blackboxes ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 00:44:25     79s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read prerouted ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 670
[12/05 00:44:25     79s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read unlegalized nets ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read nets ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] [NR-eGR] Read numTotalNets=1334  numIgnoredNets=5
[12/05 00:44:25     79s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Set up via pillars ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       early_global_route_priority property id does not exist.
[12/05 00:44:25     79s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Model blockages into capacity
[12/05 00:44:25     79s] (I)       Read Num Blocks=61559  Num Prerouted Wires=670  Num CS=0
[12/05 00:44:25     79s] (I)       Started Initialize 3D capacity ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Layer 1 (V) : #blockages 48305 : #preroutes 304
[12/05 00:44:25     79s] (I)       Layer 2 (H) : #blockages 11358 : #preroutes 316
[12/05 00:44:25     79s] (I)       Layer 3 (V) : #blockages 672 : #preroutes 49
[12/05 00:44:25     79s] (I)       Layer 4 (H) : #blockages 612 : #preroutes 1
[12/05 00:44:25     79s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/05 00:44:25     79s] (I)       Finished Initialize 3D capacity ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       -- layer congestion ratio --
[12/05 00:44:25     79s] (I)       Layer 1 : 0.100000
[12/05 00:44:25     79s] (I)       Layer 2 : 0.700000
[12/05 00:44:25     79s] (I)       Layer 3 : 0.700000
[12/05 00:44:25     79s] (I)       Layer 4 : 0.700000
[12/05 00:44:25     79s] (I)       Layer 5 : 0.700000
[12/05 00:44:25     79s] (I)       Layer 6 : 0.700000
[12/05 00:44:25     79s] (I)       ----------------------------
[12/05 00:44:25     79s] (I)       Number of ignored nets                =      5
[12/05 00:44:25     79s] (I)       Number of connected nets              =      0
[12/05 00:44:25     79s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of clock nets                  =      6.  Ignored: No
[12/05 00:44:25     79s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 00:44:25     79s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 00:44:25     79s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Read aux data ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Others data preparation ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Started Create route kernel ( Curr Mem: 2658.57 MB )
[12/05 00:44:25     79s] (I)       Ndr track 0 does not exist
[12/05 00:44:25     79s] (I)       Ndr track 0 does not exist
[12/05 00:44:25     79s] (I)       ---------------------Grid Graph Info--------------------
[12/05 00:44:25     79s] (I)       Routing area        : (0, 0) - (3321340, 3318680)
[12/05 00:44:25     79s] (I)       Core area           : (240560, 240800) - (3080780, 3078320)
[12/05 00:44:25     79s] (I)       Site width          :   620  (dbu)
[12/05 00:44:25     79s] (I)       Row height          :  5040  (dbu)
[12/05 00:44:25     79s] (I)       GCell row height    :  5040  (dbu)
[12/05 00:44:25     79s] (I)       GCell width         :  5040  (dbu)
[12/05 00:44:25     79s] (I)       GCell height        :  5040  (dbu)
[12/05 00:44:25     79s] (I)       Grid                :   659   658     6
[12/05 00:44:25     79s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/05 00:44:25     79s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/05 00:44:25     79s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/05 00:44:25     79s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/05 00:44:25     79s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/05 00:44:25     79s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/05 00:44:25     79s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/05 00:44:25     79s] (I)       First track coord   :     0   310   280   310   280  2790
[12/05 00:44:25     79s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/05 00:44:25     79s] (I)       Total num of tracks :     0  5357  5926  5357  5926  1338
[12/05 00:44:25     79s] (I)       Num of masks        :     1     1     1     1     1     1
[12/05 00:44:25     79s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/05 00:44:25     79s] (I)       --------------------------------------------------------
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] [NR-eGR] ============ Routing rule table ============
[12/05 00:44:25     79s] [NR-eGR] Rule id: 0  Nets: 0 
[12/05 00:44:25     79s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/05 00:44:25     79s] (I)       Pitch:  L1=960  L2=1240  L3=1120  L4=1240  L5=1120  L6=4400
[12/05 00:44:25     79s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/05 00:44:25     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:25     79s] [NR-eGR] Rule id: 1  Nets: 1242 
[12/05 00:44:25     79s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 00:44:25     79s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/05 00:44:25     79s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:25     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/05 00:44:25     79s] [NR-eGR] ========================================
[12/05 00:44:25     79s] [NR-eGR] 
[12/05 00:44:25     79s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 00:44:25     79s] (I)       blocked tracks on layer2 : = 1082537 / 3524906 (30.71%)
[12/05 00:44:25     79s] (I)       blocked tracks on layer3 : = 1190552 / 3905234 (30.49%)
[12/05 00:44:25     79s] (I)       blocked tracks on layer4 : = 401267 / 3524906 (11.38%)
[12/05 00:44:25     79s] (I)       blocked tracks on layer5 : = 441015 / 3905234 (11.29%)
[12/05 00:44:25     79s] (I)       blocked tracks on layer6 : = 101999 / 880404 (11.59%)
[12/05 00:44:25     79s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Reset routing kernel
[12/05 00:44:25     79s] (I)       Started Global Routing ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Started Initialization ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       totalPins=4660  totalGlobalPin=4585 (98.39%)
[12/05 00:44:25     79s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Started Net group 1 ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Started Generate topology ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       total 2D Cap : 12579166 = (6207857 H, 6371309 V)
[12/05 00:44:25     79s] [NR-eGR] Layer group 1: route 1242 net(s) in layer range [2, 6]
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1a Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1a ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Started Pattern routing (1T) ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:25     79s] (I)       Started Add via demand to 2D ( Curr Mem: 2682.57 MB )
[12/05 00:44:25     79s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1b Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1b ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:25     79s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:25     79s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/05 00:44:25     79s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 00:44:25     79s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1c Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1c ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:25     79s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1d Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1d ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:25     79s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1e Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1e ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Route legalization ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Usage: 46804 = (23179 H, 23625 V) = (0.37% H, 0.37% V) = (1.168e+05um H, 1.191e+05um V)
[12/05 00:44:25     79s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.358922e+05um
[12/05 00:44:25     79s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] (I)       ============  Phase 1l Route ============
[12/05 00:44:25     79s] (I)       Started Phase 1l ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Layer assignment (1T) ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Clean cong LA ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 00:44:25     79s] (I)       Layer  2:    2453662     20098         5      784419     2735151    (22.29%) 
[12/05 00:44:25     79s] (I)       Layer  3:    2726031     22606         1      865755     3030921    (22.22%) 
[12/05 00:44:25     79s] (I)       Layer  4:    3134989      7451         0      355677     3163892    (10.11%) 
[12/05 00:44:25     79s] (I)       Layer  5:    3475694      2756         0      392166     3504510    (10.06%) 
[12/05 00:44:25     79s] (I)       Layer  6:     780907        37         0       93061      786831    (10.58%) 
[12/05 00:44:25     79s] (I)       Total:      12571283     52948         6     2491078    13221305    (15.85%) 
[12/05 00:44:25     79s] (I)       
[12/05 00:44:25     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 00:44:25     79s] [NR-eGR]                        OverCon            
[12/05 00:44:25     79s] [NR-eGR]                         #Gcell     %Gcell
[12/05 00:44:25     79s] [NR-eGR]       Layer                (2)    OverCon 
[12/05 00:44:25     79s] [NR-eGR] ----------------------------------------------
[12/05 00:44:25     79s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR] ----------------------------------------------
[12/05 00:44:25     79s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/05 00:44:25     79s] [NR-eGR] 
[12/05 00:44:25     79s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Export 3D cong map ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       total 2D Cap : 12584506 = (6210220 H, 6374286 V)
[12/05 00:44:25     79s] (I)       Started Export 2D cong map ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 00:44:25     79s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 00:44:25     79s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       ============= Track Assignment ============
[12/05 00:44:25     79s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Track Assignment (1T) ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/05 00:44:25     79s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Run Multi-thread track assignment
[12/05 00:44:25     79s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Export ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Started Export DB wires ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Started Export all nets ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Started Set wire vias ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:25     79s] [NR-eGR] metal1  (1F) length: 5.580000e+00um, number of vias: 4926
[12/05 00:44:25     79s] [NR-eGR] metal2  (2V) length: 9.189479e+04um, number of vias: 7002
[12/05 00:44:25     79s] [NR-eGR] metal3  (3H) length: 1.068544e+05um, number of vias: 915
[12/05 00:44:25     79s] [NR-eGR] metal4  (4V) length: 3.163003e+04um, number of vias: 266
[12/05 00:44:25     79s] [NR-eGR] metal5  (5H) length: 1.385376e+04um, number of vias: 8
[12/05 00:44:25     79s] [NR-eGR] metal6  (6V) length: 1.892800e+02um, number of vias: 0
[12/05 00:44:25     79s] [NR-eGR] Total length: 2.444278e+05um, number of vias: 13117
[12/05 00:44:25     79s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:25     79s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 00:44:25     79s] [NR-eGR] --------------------------------------------------------------------------
[12/05 00:44:25     79s] (I)       Started Update net boxes ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Started Update timing ( Curr Mem: 2685.88 MB )
[12/05 00:44:25     79s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2676.37 MB )
[12/05 00:44:25     79s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2676.37 MB )
[12/05 00:44:25     79s] (I)       Started Postprocess design ( Curr Mem: 2676.37 MB )
[12/05 00:44:25     79s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2643.37 MB )
[12/05 00:44:25     79s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2643.37 MB )
[12/05 00:44:25     79s] Extraction called for design 'CHIP' of instances=1354 and nets=1338 using extraction engine 'preRoute' .
[12/05 00:44:25     79s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:44:25     79s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:44:25     79s] PreRoute RC Extraction called for design CHIP.
[12/05 00:44:25     79s] RC Extraction called in multi-corner(1) mode.
[12/05 00:44:25     79s] RCMode: PreRoute
[12/05 00:44:25     79s]       RC Corner Indexes            0   
[12/05 00:44:25     79s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:44:25     79s] Resistance Scaling Factor    : 1.00000 
[12/05 00:44:25     79s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:44:25     79s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:44:25     79s] Shrink Factor                : 1.00000
[12/05 00:44:25     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:44:25     79s] Using capacitance table file ...
[12/05 00:44:25     79s] 
[12/05 00:44:25     79s] Trim Metal Layers:
[12/05 00:44:25     79s] LayerId::1 widthSet size::4
[12/05 00:44:25     79s] LayerId::2 widthSet size::4
[12/05 00:44:25     79s] LayerId::3 widthSet size::4
[12/05 00:44:25     79s] LayerId::4 widthSet size::4
[12/05 00:44:25     79s] LayerId::5 widthSet size::4
[12/05 00:44:25     79s] LayerId::6 widthSet size::2
[12/05 00:44:25     79s] Updating RC grid for preRoute extraction ...
[12/05 00:44:25     79s] eee: pegSigSF::1.070000
[12/05 00:44:25     79s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:25     79s] Initializing multi-corner resistance tables ...
[12/05 00:44:26     79s] eee: l::1 avDens::0.106169 usedTrk::33822.130960 availTrk::318568.632279 sigTrk::33822.130960
[12/05 00:44:26     79s] eee: l::2 avDens::0.036475 usedTrk::10970.780958 availTrk::300776.927014 sigTrk::10970.780958
[12/05 00:44:26     79s] eee: l::3 avDens::0.034021 usedTrk::11304.578765 availTrk::332282.749876 sigTrk::11304.578765
[12/05 00:44:26     79s] eee: l::4 avDens::0.020343 usedTrk::650.000596 availTrk::31952.214316 sigTrk::650.000596
[12/05 00:44:26     79s] eee: l::5 avDens::0.016126 usedTrk::274.876191 availTrk::17045.392241 sigTrk::274.876191
[12/05 00:44:26     79s] eee: l::6 avDens::0.026400 usedTrk::3.755556 availTrk::142.258065 sigTrk::3.755556
[12/05 00:44:26     79s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:26     79s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.209862 ; uaWl: 1.000000 ; uaWlH: 0.180137 ; aWlH: 0.000000 ; Pmax: 0.829400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:26     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2641.367M)
[12/05 00:44:26     79s] Compute RC Scale Done ...
[12/05 00:44:26     79s] OPERPROF: Starting HotSpotCal at level 1, MEM:2641.4M
[12/05 00:44:26     79s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:26     79s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 00:44:26     79s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:26     79s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 00:44:26     79s] [hotspot] +------------+---------------+---------------+
[12/05 00:44:26     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 00:44:26     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 00:44:26     79s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2643.0M
[12/05 00:44:26     80s] #################################################################################
[12/05 00:44:26     80s] # Design Stage: PreRoute
[12/05 00:44:26     80s] # Design Name: CHIP
[12/05 00:44:26     80s] # Design Mode: 90nm
[12/05 00:44:26     80s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:44:26     80s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:44:26     80s] # Signoff Settings: SI Off 
[12/05 00:44:26     80s] #################################################################################
[12/05 00:44:26     80s] Calculate delays in Single mode...
[12/05 00:44:26     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 2639.0M, InitMEM = 2639.0M)
[12/05 00:44:26     80s] Start delay calculation (fullDC) (1 T). (MEM=2639.05)
[12/05 00:44:26     80s] End AAE Lib Interpolated Model. (MEM=2650.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:26     80s] Total number of fetched objects 1358
[12/05 00:44:26     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:26     80s] End delay calculation. (MEM=2666.99 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:44:26     80s] End delay calculation (fullDC). (MEM=2666.99 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:44:26     80s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2667.0M) ***
[12/05 00:44:26     80s] Begin: GigaOpt postEco DRV Optimization
[12/05 00:44:26     80s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/05 00:44:26     80s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:20.3/0:07:28.6 (0.2), mem = 2667.0M
[12/05 00:44:26     80s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/05 00:44:26     80s] Info: 87 io nets excluded
[12/05 00:44:26     80s] Info: 5 nets with fixed/cover wires excluded.
[12/05 00:44:26     80s] Info: 6 clock nets excluded from IPO operation.
[12/05 00:44:26     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.66432.5
[12/05 00:44:26     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/05 00:44:26     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2667.0M
[12/05 00:44:26     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2667.0M
[12/05 00:44:26     80s] z: 2, totalTracks: 1
[12/05 00:44:26     80s] z: 4, totalTracks: 1
[12/05 00:44:26     80s] z: 6, totalTracks: 1
[12/05 00:44:26     80s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 00:44:26     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2667.0M
[12/05 00:44:26     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2667.0M
[12/05 00:44:26     80s] Core basic site is core_5040
[12/05 00:44:26     80s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2667.0M
[12/05 00:44:26     80s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2667.0M
[12/05 00:44:26     80s] Fast DP-INIT is on for default
[12/05 00:44:26     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:44:26     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.028, MEM:2667.0M
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:26     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:2667.0M
[12/05 00:44:26     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2667.0M
[12/05 00:44:26     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2667.0M
[12/05 00:44:26     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2667.0MB).
[12/05 00:44:26     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2667.0M
[12/05 00:44:26     80s] TotalInstCnt at PhyDesignMc Initialization: 1,230
[12/05 00:44:26     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=2667.0M
[12/05 00:44:26     80s] ### Creating RouteCongInterface, started
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] #optDebug: {0, 1.000}
[12/05 00:44:26     80s] ### Creating RouteCongInterface, finished
[12/05 00:44:26     80s] {MG  {5 0 33.2 0.620153} }
[12/05 00:44:26     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2667.0M
[12/05 00:44:26     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2667.0M
[12/05 00:44:26     80s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2701.3M
[12/05 00:44:26     80s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2701.3M
[12/05 00:44:26     80s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:26     80s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/05 00:44:26     80s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:26     80s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/05 00:44:26     80s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:26     80s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:26     80s] |    78|    78|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.85|     0.00|       0|       0|       0|  0.62%|          |         |
[12/05 00:44:26     80s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/05 00:44:26     80s] |    78|    78|    -0.41|     0|     0|     0.00|     0|     0|     0|     0|    13.85|     0.00|       0|       0|       0|  0.62%| 0:00:00.0|  2717.3M|
[12/05 00:44:26     80s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] ###############################################################################
[12/05 00:44:26     80s] #
[12/05 00:44:26     80s] #  Large fanout net report:  
[12/05 00:44:26     80s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/05 00:44:26     80s] #     - current density: 0.62
[12/05 00:44:26     80s] #
[12/05 00:44:26     80s] #  List of high fanout nets:
[12/05 00:44:26     80s] #
[12/05 00:44:26     80s] ###############################################################################
[12/05 00:44:26     80s] Bottom Preferred Layer:
[12/05 00:44:26     80s] +---------------+------------+----------+
[12/05 00:44:26     80s] |     Layer     |    CLK     |   Rule   |
[12/05 00:44:26     80s] +---------------+------------+----------+
[12/05 00:44:26     80s] | metal3 (z=3)  |          6 | default  |
[12/05 00:44:26     80s] +---------------+------------+----------+
[12/05 00:44:26     80s] Via Pillar Rule:
[12/05 00:44:26     80s]     None
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] =======================================================================
[12/05 00:44:26     80s]                 Reasons for remaining drv violations
[12/05 00:44:26     80s] =======================================================================
[12/05 00:44:26     80s] *info: Total 78 net(s) have violations which can't be fixed by DRV optimization.
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] MultiBuffering failure reasons
[12/05 00:44:26     80s] ------------------------------------------------
[12/05 00:44:26     80s] *info:    78 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2717.3M) ***
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Total-nets :: 1334, Stn-nets :: 87, ratio :: 6.52174 %
[12/05 00:44:26     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.3M
[12/05 00:44:26     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2655.3M
[12/05 00:44:26     80s] TotalInstCnt at PhyDesignMc Destruction: 1,230
[12/05 00:44:26     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.66432.5
[12/05 00:44:26     80s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:01:20.7/0:07:29.0 (0.2), mem = 2655.3M
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] =============================================================================================
[12/05 00:44:26     80s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/05 00:44:26     80s] =============================================================================================
[12/05 00:44:26     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:26     80s] ---------------------------------------------------------------------------------------------
[12/05 00:44:26     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  24.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:44:26     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.1    1.6
[12/05 00:44:26     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:26     80s] [ MISC                   ]          0:00:00.2  (  59.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/05 00:44:26     80s] ---------------------------------------------------------------------------------------------
[12/05 00:44:26     80s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[12/05 00:44:26     80s] ---------------------------------------------------------------------------------------------
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] End: GigaOpt postEco DRV Optimization
[12/05 00:44:26     80s] **INFO: Flow update: Design timing is met.
[12/05 00:44:26     80s] Running refinePlace -preserveRouting true -hardFence false
[12/05 00:44:26     80s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2655.3M
[12/05 00:44:26     80s] z: 2, totalTracks: 1
[12/05 00:44:26     80s] z: 4, totalTracks: 1
[12/05 00:44:26     80s] z: 6, totalTracks: 1
[12/05 00:44:26     80s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:44:26     80s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2655.3M
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Skipping Bad Lib Cell Checking (CMU) !
[12/05 00:44:26     80s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2655.3M
[12/05 00:44:26     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2655.3MB).
[12/05 00:44:26     80s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.023, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.023, MEM:2655.3M
[12/05 00:44:26     80s] TDRefine: refinePlace mode is spiral
[12/05 00:44:26     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.66432.7
[12/05 00:44:26     80s] OPERPROF:   Starting RefinePlace at level 2, MEM:2655.3M
[12/05 00:44:26     80s] *** Starting refinePlace (0:01:21 mem=2655.3M) ***
[12/05 00:44:26     80s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Starting Small incrNP...
[12/05 00:44:26     80s] User Input Parameters:
[12/05 00:44:26     80s] - Congestion Driven    : Off
[12/05 00:44:26     80s] - Timing Driven        : Off
[12/05 00:44:26     80s] - Area-Violation Based : Off
[12/05 00:44:26     80s] - Start Rollback Level : -5
[12/05 00:44:26     80s] - Legalized            : On
[12/05 00:44:26     80s] - Window Based         : Off
[12/05 00:44:26     80s] - eDen incr mode       : Off
[12/05 00:44:26     80s] - Small incr mode      : On
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.010, MEM:2655.3M
[12/05 00:44:26     80s] default core: bins with density > 0.750 =  0.00 % ( 0 / 3249 )
[12/05 00:44:26     80s] Density distribution unevenness ratio = 98.306%
[12/05 00:44:26     80s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.030, REAL:0.012, MEM:2655.3M
[12/05 00:44:26     80s] cost 0.670455, thresh 1.000000
[12/05 00:44:26     80s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2655.3M)
[12/05 00:44:26     80s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/05 00:44:26     80s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2655.3M
[12/05 00:44:26     80s] Starting refinePlace ...
[12/05 00:44:26     80s] One DDP V2 for no tweak run.
[12/05 00:44:26     80s]   Spread Effort: high, pre-route mode, useDDP on.
[12/05 00:44:26     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2655.3MB) @(0:01:21 - 0:01:21).
[12/05 00:44:26     80s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:26     80s] wireLenOptFixPriorityInst 258 inst fixed
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=784 
[12/05 00:44:26     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/05 00:44:26     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2655.3MB) @(0:01:21 - 0:01:21).
[12/05 00:44:26     80s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 00:44:26     80s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2655.3MB
[12/05 00:44:26     80s] Statistics of distance of Instance movement in refine placement:
[12/05 00:44:26     80s]   maximum (X+Y) =         0.00 um
[12/05 00:44:26     80s]   mean    (X+Y) =         0.00 um
[12/05 00:44:26     80s] Summary Report:
[12/05 00:44:26     80s] Instances move: 0 (out of 1226 movable)
[12/05 00:44:26     80s] Instances flipped: 0
[12/05 00:44:26     80s] Mean displacement: 0.00 um
[12/05 00:44:26     80s] Max displacement: 0.00 um 
[12/05 00:44:26     80s] Total instances moved : 0
[12/05 00:44:26     80s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.024, MEM:2655.3M
[12/05 00:44:26     80s] Total net bbox length = 2.288e+05 (1.134e+05 1.155e+05) (ext = 1.539e+05)
[12/05 00:44:26     80s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2655.3MB
[12/05 00:44:26     80s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2655.3MB) @(0:01:21 - 0:01:21).
[12/05 00:44:26     80s] *** Finished refinePlace (0:01:21 mem=2655.3M) ***
[12/05 00:44:26     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.66432.7
[12/05 00:44:26     80s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.040, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:2655.3M
[12/05 00:44:26     80s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.068, MEM:2655.3M
[12/05 00:44:26     80s] **INFO: Flow update: Design timing is met.
[12/05 00:44:26     80s] **INFO: Flow update: Design timing is met.
[12/05 00:44:26     80s] **INFO: Flow update: Design timing is met.
[12/05 00:44:26     80s] #optDebug: fT-D <X 1 0 0 0>
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Active setup views:
[12/05 00:44:26     80s]  av_func_mode_max
[12/05 00:44:26     80s]   Dominating endpoints: 0
[12/05 00:44:26     80s]   Dominating TNS: -0.000
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Extraction called for design 'CHIP' of instances=1354 and nets=1338 using extraction engine 'preRoute' .
[12/05 00:44:26     80s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:44:26     80s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:44:26     80s] PreRoute RC Extraction called for design CHIP.
[12/05 00:44:26     80s] RC Extraction called in multi-corner(1) mode.
[12/05 00:44:26     80s] RCMode: PreRoute
[12/05 00:44:26     80s]       RC Corner Indexes            0   
[12/05 00:44:26     80s] Capacitance Scaling Factor   : 1.00000 
[12/05 00:44:26     80s] Resistance Scaling Factor    : 1.00000 
[12/05 00:44:26     80s] Clock Cap. Scaling Factor    : 1.00000 
[12/05 00:44:26     80s] Clock Res. Scaling Factor    : 1.00000 
[12/05 00:44:26     80s] Shrink Factor                : 1.00000
[12/05 00:44:26     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/05 00:44:26     80s] Using capacitance table file ...
[12/05 00:44:26     80s] 
[12/05 00:44:26     80s] Trim Metal Layers:
[12/05 00:44:26     80s] LayerId::1 widthSet size::4
[12/05 00:44:26     80s] LayerId::2 widthSet size::4
[12/05 00:44:26     80s] LayerId::3 widthSet size::4
[12/05 00:44:26     80s] LayerId::4 widthSet size::4
[12/05 00:44:26     80s] LayerId::5 widthSet size::4
[12/05 00:44:26     80s] LayerId::6 widthSet size::2
[12/05 00:44:26     80s] Updating RC grid for preRoute extraction ...
[12/05 00:44:26     80s] eee: pegSigSF::1.070000
[12/05 00:44:26     80s] Initializing multi-corner capacitance tables ... 
[12/05 00:44:26     80s] Initializing multi-corner resistance tables ...
[12/05 00:44:27     80s] eee: l::1 avDens::0.106169 usedTrk::33822.130960 availTrk::318568.632279 sigTrk::33822.130960
[12/05 00:44:27     80s] eee: l::2 avDens::0.036475 usedTrk::10970.780958 availTrk::300776.927014 sigTrk::10970.780958
[12/05 00:44:27     80s] eee: l::3 avDens::0.034021 usedTrk::11304.578765 availTrk::332282.749876 sigTrk::11304.578765
[12/05 00:44:27     80s] eee: l::4 avDens::0.020343 usedTrk::650.000596 availTrk::31952.214316 sigTrk::650.000596
[12/05 00:44:27     80s] eee: l::5 avDens::0.016126 usedTrk::274.876191 availTrk::17045.392241 sigTrk::274.876191
[12/05 00:44:27     80s] eee: l::6 avDens::0.026400 usedTrk::3.755556 availTrk::142.258065 sigTrk::3.755556
[12/05 00:44:27     80s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:44:27     80s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.209862 ; uaWl: 1.000000 ; uaWlH: 0.180137 ; aWlH: 0.000000 ; Pmax: 0.829400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/05 00:44:27     80s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2633.742M)
[12/05 00:44:27     80s] Starting delay calculation for Setup views
[12/05 00:44:27     81s] #################################################################################
[12/05 00:44:27     81s] # Design Stage: PreRoute
[12/05 00:44:27     81s] # Design Name: CHIP
[12/05 00:44:27     81s] # Design Mode: 90nm
[12/05 00:44:27     81s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:44:27     81s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:44:27     81s] # Signoff Settings: SI Off 
[12/05 00:44:27     81s] #################################################################################
[12/05 00:44:27     81s] Calculate delays in Single mode...
[12/05 00:44:27     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 2639.5M, InitMEM = 2639.5M)
[12/05 00:44:27     81s] Start delay calculation (fullDC) (1 T). (MEM=2639.52)
[12/05 00:44:27     81s] End AAE Lib Interpolated Model. (MEM=2651.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:27     81s] Total number of fetched objects 1358
[12/05 00:44:27     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:27     81s] End delay calculation. (MEM=2667.46 CPU=0:00:00.2 REAL=0:00:00.0)
[12/05 00:44:27     81s] End delay calculation (fullDC). (MEM=2667.46 CPU=0:00:00.3 REAL=0:00:00.0)
[12/05 00:44:27     81s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2667.5M) ***
[12/05 00:44:27     81s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:21 mem=2667.5M)
[12/05 00:44:27     81s] Reported timing to dir ./timingReports
[12/05 00:44:27     81s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1804.7M, totSessionCpu=0:01:21 **
[12/05 00:44:27     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2623.5M
[12/05 00:44:27     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:2623.5M
[12/05 00:44:28     81s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.849  | 31.200  | 13.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:28     81s] Density: 0.616%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1805.5M, totSessionCpu=0:01:22 **
[12/05 00:44:28     81s] 
[12/05 00:44:28     81s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:44:28     81s] Deleting Lib Analyzer.
[12/05 00:44:28     81s] 
[12/05 00:44:28     81s] TimeStamp Deleting Cell Server End ...
[12/05 00:44:28     81s] *** Finished optDesign ***
[12/05 00:44:28     81s] 
[12/05 00:44:28     81s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.8 real=0:00:19.1)
[12/05 00:44:28     81s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[12/05 00:44:28     81s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.3 real=0:00:02.3)
[12/05 00:44:28     81s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[12/05 00:44:28     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/05 00:44:28     81s] Info: pop threads available for lower-level modules during optimization.
[12/05 00:44:29     81s] Info: Destroy the CCOpt slew target map.
[12/05 00:44:29     81s] clean pInstBBox. size 0
[12/05 00:44:29     81s] Set place::cacheFPlanSiteMark to 0
[12/05 00:44:29     81s] All LLGs are deleted
[12/05 00:44:29     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2638.7M
[12/05 00:44:29     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2638.7M
[12/05 00:44:29     81s] 
[12/05 00:44:29     81s] *** Summary of all messages that are not suppressed in this session:
[12/05 00:44:29     81s] Severity  ID               Count  Summary                                  
[12/05 00:44:29     81s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/05 00:44:29     81s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 00:44:29     81s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. To...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/05 00:44:29     81s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/05 00:44:29     81s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/05 00:44:29     81s] *** Message Summary: 44 warning(s), 0 error(s)
[12/05 00:44:29     81s] 
[12/05 00:44:29     81s] *** ccopt_design #1 [finish] : cpu/real = 0:00:22.7/0:00:24.0 (0.9), totSession cpu/real = 0:01:21.6/0:07:31.2 (0.2), mem = 2638.7M
[12/05 00:44:29     81s] 
[12/05 00:44:29     81s] =============================================================================================
[12/05 00:44:29     81s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/05 00:44:29     81s] =============================================================================================
[12/05 00:44:29     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:29     81s] ---------------------------------------------------------------------------------------------
[12/05 00:44:29     81s] [ InitOpt                ]      1   0:00:03.3  (  13.6 % )     0:00:03.8 /  0:00:03.8    1.0
[12/05 00:44:29     81s] [ GlobalOpt              ]      1   0:00:01.9  (   7.9 % )     0:00:01.9 /  0:00:01.9    1.0
[12/05 00:44:29     81s] [ DrvOpt                 ]      3   0:00:02.8  (  11.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/05 00:44:29     81s] [ AreaOpt                ]      1   0:00:02.0  (   8.3 % )     0:00:02.1 /  0:00:02.1    1.0
[12/05 00:44:29     81s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/05 00:44:29     81s] [ IncrReplace            ]      1   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:29     81s] [ RefinePlace            ]      3   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:29     81s] [ EarlyGlobalRoute       ]      6   0:00:02.7  (  11.3 % )     0:00:02.7 /  0:00:02.7    1.0
[12/05 00:44:29     81s] [ ExtractRC              ]      5   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/05 00:44:29     81s] [ TimingUpdate           ]      4   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/05 00:44:29     81s] [ FullDelayCalc          ]      3   0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:01.0    1.0
[12/05 00:44:29     81s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:02.0 /  0:00:00.7    0.3
[12/05 00:44:29     81s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/05 00:44:29     81s] [ DrvReport              ]      2   0:00:01.4  (   5.8 % )     0:00:01.4 /  0:00:00.0    0.0
[12/05 00:44:29     81s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 00:44:29     81s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/05 00:44:29     81s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:29     81s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/05 00:44:29     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:29     81s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:29     81s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:29     81s] [ DetailRoute            ]      1   0:00:01.2  (   4.8 % )     0:00:01.2 /  0:00:01.2    1.0
[12/05 00:44:29     81s] [ MISC                   ]          0:00:06.1  (  25.5 % )     0:00:06.1 /  0:00:06.1    1.0
[12/05 00:44:29     81s] ---------------------------------------------------------------------------------------------
[12/05 00:44:29     81s]  ccopt_design #1 TOTAL              0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:22.7    0.9
[12/05 00:44:29     81s] ---------------------------------------------------------------------------------------------
[12/05 00:44:29     81s] 
[12/05 00:44:29     81s] #% End ccopt_design (date=12/05 00:44:29, total cpu=0:00:22.7, real=0:00:24.0, peak res=1863.4M, current mem=1745.2M)
[12/05 00:44:29     81s] <CMD> saveDesign ./DBS/CHIP_CTS.inn
[12/05 00:44:29     81s] #% Begin save design ... (date=12/05 00:44:29, mem=1745.2M)
[12/05 00:44:29     81s] % Begin Save ccopt configuration ... (date=12/05 00:44:29, mem=1745.2M)
[12/05 00:44:29     81s] % End Save ccopt configuration ... (date=12/05 00:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.1M, current mem=1746.1M)
[12/05 00:44:29     81s] % Begin Save netlist data ... (date=12/05 00:44:29, mem=1746.1M)
[12/05 00:44:29     81s] Writing Binary DB to ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/05 00:44:29     81s] % End Save netlist data ... (date=12/05 00:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.1M, current mem=1746.1M)
[12/05 00:44:29     81s] Saving symbol-table file ...
[12/05 00:44:29     81s] Saving congestion map file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/05 00:44:29     81s] % Begin Save AAE data ... (date=12/05 00:44:29, mem=1746.3M)
[12/05 00:44:29     81s] Saving AAE Data ...
[12/05 00:44:29     81s] % End Save AAE data ... (date=12/05 00:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.3M, current mem=1746.3M)
[12/05 00:44:29     81s] Saving preference file ./DBS/CHIP_CTS.inn.dat.tmp/gui.pref.tcl ...
[12/05 00:44:29     81s] Saving mode setting ...
[12/05 00:44:29     81s] Saving global file ...
[12/05 00:44:30     81s] % Begin Save floorplan data ... (date=12/05 00:44:29, mem=1746.4M)
[12/05 00:44:30     81s] Saving floorplan file ...
[12/05 00:44:30     81s] % End Save floorplan data ... (date=12/05 00:44:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1746.6M, current mem=1746.6M)
[12/05 00:44:30     81s] Saving PG file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:44:30 2024)
[12/05 00:44:30     81s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2583.3M) ***
[12/05 00:44:30     81s] Saving Drc markers ...
[12/05 00:44:30     81s] ... No Drc file written since there is no markers found.
[12/05 00:44:30     82s] % Begin Save placement data ... (date=12/05 00:44:30, mem=1746.6M)
[12/05 00:44:30     82s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:44:30     82s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:44:30     82s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2586.3M) ***
[12/05 00:44:30     82s] % End Save placement data ... (date=12/05 00:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.6M, current mem=1746.6M)
[12/05 00:44:30     82s] % Begin Save routing data ... (date=12/05 00:44:30, mem=1746.6M)
[12/05 00:44:30     82s] Saving route file ...
[12/05 00:44:30     82s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2583.3M) ***
[12/05 00:44:30     82s] % End Save routing data ... (date=12/05 00:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.7M, current mem=1746.7M)
[12/05 00:44:30     82s] Saving property file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.prop
[12/05 00:44:30     82s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2586.3M) ***
[12/05 00:44:30     82s] #Saving pin access data to file ./DBS/CHIP_CTS.inn.dat.tmp/CHIP.apa ...
[12/05 00:44:30     82s] #
[12/05 00:44:31     82s] % Begin Save power constraints data ... (date=12/05 00:44:31, mem=1746.8M)
[12/05 00:44:31     82s] % End Save power constraints data ... (date=12/05 00:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.8M, current mem=1746.8M)
[12/05 00:44:31     82s] Generated self-contained design CHIP_CTS.inn.dat.tmp
[12/05 00:44:31     82s] #% End save design ... (date=12/05 00:44:31, total cpu=0:00:00.7, real=0:00:02.0, peak res=1746.8M, current mem=1744.0M)
[12/05 00:44:31     82s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:44:31     82s] 
[12/05 00:44:42     83s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:44:42     83s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/05 00:44:42     83s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:23.0/0:07:45.1 (0.2), mem = 2608.1M
[12/05 00:44:43     83s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2598.1M
[12/05 00:44:43     83s] All LLGs are deleted
[12/05 00:44:43     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2598.1M
[12/05 00:44:43     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2598.1M
[12/05 00:44:43     83s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2598.1M
[12/05 00:44:43     83s] Start to check current routing status for nets...
[12/05 00:44:43     83s] All nets are already routed correctly.
[12/05 00:44:43     83s] End to check current routing status for nets (mem=2598.1M)
[12/05 00:44:43     83s] Effort level <high> specified for reg2reg path_group
[12/05 00:44:43     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2600.1M
[12/05 00:44:43     83s] Fast DP-INIT is on for default
[12/05 00:44:43     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2600.1M
[12/05 00:44:43     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2600.1M
[12/05 00:44:44     83s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.849  | 31.200  | 13.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:44     83s] Density: 0.616%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:44:44     83s] Total CPU time: 0.3 sec
[12/05 00:44:44     83s] Total Real time: 2.0 sec
[12/05 00:44:44     83s] Total Memory Usage: 2598.066406 Mbytes
[12/05 00:44:44     83s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.3/0:00:01.6 (0.2), totSession cpu/real = 0:01:23.3/0:07:46.7 (0.2), mem = 2598.1M
[12/05 00:44:44     83s] 
[12/05 00:44:44     83s] =============================================================================================
[12/05 00:44:44     83s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[12/05 00:44:44     83s] =============================================================================================
[12/05 00:44:44     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:44     83s] ---------------------------------------------------------------------------------------------
[12/05 00:44:44     83s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:44     83s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/05 00:44:44     83s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.6 % )     0:00:01.5 /  0:00:00.2    0.2
[12/05 00:44:44     83s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 00:44:44     83s] [ DrvReport              ]      1   0:00:01.3  (  81.8 % )     0:00:01.3 /  0:00:00.0    0.0
[12/05 00:44:44     83s] [ GenerateReports        ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:44:44     83s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 00:44:44     83s] ---------------------------------------------------------------------------------------------
[12/05 00:44:44     83s]  timeDesign #3 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:00.3    0.2
[12/05 00:44:44     83s] ---------------------------------------------------------------------------------------------
[12/05 00:44:44     83s] 
[12/05 00:44:44     83s] Info: pop threads available for lower-level modules during optimization.
[12/05 00:44:51     83s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:44:51     83s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/05 00:44:51     83s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:23.7/0:07:53.7 (0.2), mem = 2608.7M
[12/05 00:44:51     83s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2578.2M
[12/05 00:44:51     83s] All LLGs are deleted
[12/05 00:44:51     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2578.2M
[12/05 00:44:51     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2578.2M
[12/05 00:44:51     83s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2578.2M
[12/05 00:44:51     83s] Start to check current routing status for nets...
[12/05 00:44:51     83s] All nets are already routed correctly.
[12/05 00:44:51     83s] End to check current routing status for nets (mem=2578.2M)
[12/05 00:44:51     83s] Effort level <high> specified for reg2reg path_group
[12/05 00:44:51     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2587.9M
[12/05 00:44:51     83s] Fast DP-INIT is on for default
[12/05 00:44:51     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2587.9M
[12/05 00:44:51     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2587.9M
[12/05 00:44:51     83s] Starting delay calculation for Hold views
[12/05 00:44:51     83s] #################################################################################
[12/05 00:44:51     83s] # Design Stage: PreRoute
[12/05 00:44:51     83s] # Design Name: CHIP
[12/05 00:44:51     83s] # Design Mode: 90nm
[12/05 00:44:51     83s] # Analysis Mode: MMMC Non-OCV 
[12/05 00:44:51     83s] # Parasitics Mode: No SPEF/RCDB 
[12/05 00:44:51     83s] # Signoff Settings: SI Off 
[12/05 00:44:51     83s] #################################################################################
[12/05 00:44:51     83s] Calculate delays in Single mode...
[12/05 00:44:51     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 2585.9M, InitMEM = 2585.9M)
[12/05 00:44:51     83s] Start delay calculation (fullDC) (1 T). (MEM=2585.95)
[12/05 00:44:51     83s] End AAE Lib Interpolated Model. (MEM=2597.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:52     84s] Total number of fetched objects 1358
[12/05 00:44:52     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:44:52     84s] End delay calculation. (MEM=2629.89 CPU=0:00:00.2 REAL=0:00:01.0)
[12/05 00:44:52     84s] End delay calculation (fullDC). (MEM=2629.89 CPU=0:00:00.3 REAL=0:00:01.0)
[12/05 00:44:52     84s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2629.9M) ***
[12/05 00:44:52     84s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:24 mem=2629.9M)
[12/05 00:44:52     84s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.615  |  0.615  | 19.410  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:44:52     84s] Density: 0.616%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:44:52     84s] Total CPU time: 0.67 sec
[12/05 00:44:52     84s] Total Real time: 1.0 sec
[12/05 00:44:52     84s] Total Memory Usage: 2562.371094 Mbytes
[12/05 00:44:52     84s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (0.9), totSession cpu/real = 0:01:24.4/0:07:54.4 (0.2), mem = 2562.4M
[12/05 00:44:52     84s] 
[12/05 00:44:52     84s] =============================================================================================
[12/05 00:44:52     84s]  Final TAT Report for timeDesign #4                                             20.15-s105_1
[12/05 00:44:52     84s] =============================================================================================
[12/05 00:44:52     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:44:52     84s] ---------------------------------------------------------------------------------------------
[12/05 00:44:52     84s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:44:52     84s] [ TimingUpdate           ]      1   0:00:00.0  (   6.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/05 00:44:52     84s] [ FullDelayCalc          ]      1   0:00:00.3  (  44.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/05 00:44:52     84s] [ OptSummaryReport       ]      1   0:00:00.1  (   8.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/05 00:44:52     84s] [ TimingReport           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.6
[12/05 00:44:52     84s] [ GenerateReports        ]      1   0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:44:52     84s] [ MISC                   ]          0:00:00.2  (  23.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/05 00:44:52     84s] ---------------------------------------------------------------------------------------------
[12/05 00:44:52     84s]  timeDesign #4 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    0.9
[12/05 00:44:52     84s] ---------------------------------------------------------------------------------------------
[12/05 00:44:52     84s] 
[12/05 00:45:07     85s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[12/05 00:45:07     85s] Added 113 of filler cell 'EMPTY16D' on top side.
[12/05 00:45:07     85s] Added 113 of filler cell 'EMPTY16D' on left side.
[12/05 00:45:07     85s] Added 113 of filler cell 'EMPTY16D' on bottom side.
[12/05 00:45:07     85s] Added 113 of filler cell 'EMPTY16D' on right side.
[12/05 00:45:07     85s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY8D' on top side.
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY8D' on left side.
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY8D' on right side.
[12/05 00:45:07     85s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY4D' on top side.
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY4D' on left side.
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY4D' on bottom side.
[12/05 00:45:07     85s] Added 0 of filler cell 'EMPTY4D' on right side.
[12/05 00:45:07     85s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[12/05 00:45:07     85s] Added 31 of filler cell 'EMPTY2D' on top side.
[12/05 00:45:07     85s] Added 31 of filler cell 'EMPTY2D' on left side.
[12/05 00:45:07     85s] Added 31 of filler cell 'EMPTY2D' on bottom side.
[12/05 00:45:07     85s] Added 31 of filler cell 'EMPTY2D' on right side.
[12/05 00:45:07     85s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY1D' on top side.
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY1D' on left side.
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY1D' on bottom side.
[12/05 00:45:07     85s] Added 1 of filler cell 'EMPTY1D' on right side.
[12/05 00:45:14     85s] <CMD> zoomBox -889.25100 766.86400 2332.84700 2386.63200
[12/05 00:45:14     85s] <CMD> zoomBox -632.78700 995.37000 1695.18000 2165.65300
[12/05 00:45:15     85s] <CMD> zoomBox -1244.22200 450.59000 3215.43300 2692.48500
[12/05 00:45:15     85s] <CMD> zoomBox -2558.73500 -653.65600 5984.56700 3641.11300
[12/05 00:45:16     85s] <CMD> zoomBox -5241.64800 -1994.15100 8669.69200 4999.16200
[12/05 00:45:17     85s] <CMD> fit
[12/05 00:45:29     86s] <CMD> saveDesign CHIP_postCTS.inn
[12/05 00:45:29     86s] #% Begin save design ... (date=12/05 00:45:29, mem=1721.2M)
[12/05 00:45:29     86s] % Begin Save ccopt configuration ... (date=12/05 00:45:29, mem=1721.2M)
[12/05 00:45:29     86s] % End Save ccopt configuration ... (date=12/05 00:45:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.2M, current mem=1721.2M)
[12/05 00:45:29     86s] % Begin Save netlist data ... (date=12/05 00:45:29, mem=1721.2M)
[12/05 00:45:29     86s] Writing Binary DB to CHIP_postCTS.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/05 00:45:29     86s] % End Save netlist data ... (date=12/05 00:45:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.2M, current mem=1721.2M)
[12/05 00:45:29     86s] Saving symbol-table file ...
[12/05 00:45:29     86s] Saving congestion map file CHIP_postCTS.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/05 00:45:29     86s] % Begin Save AAE data ... (date=12/05 00:45:29, mem=1721.6M)
[12/05 00:45:29     86s] Saving AAE Data ...
[12/05 00:45:29     86s] % End Save AAE data ... (date=12/05 00:45:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.6M, current mem=1721.6M)
[12/05 00:45:29     86s] Saving preference file CHIP_postCTS.inn.dat.tmp/gui.pref.tcl ...
[12/05 00:45:29     86s] Saving mode setting ...
[12/05 00:45:29     86s] Saving global file ...
[12/05 00:45:29     86s] % Begin Save floorplan data ... (date=12/05 00:45:29, mem=1721.6M)
[12/05 00:45:29     86s] Saving floorplan file ...
[12/05 00:45:30     86s] % End Save floorplan data ... (date=12/05 00:45:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1721.6M, current mem=1721.6M)
[12/05 00:45:30     86s] Saving PG file CHIP_postCTS.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:45:30 2024)
[12/05 00:45:30     86s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2570.5M) ***
[12/05 00:45:30     86s] Saving Drc markers ...
[12/05 00:45:30     86s] ... No Drc file written since there is no markers found.
[12/05 00:45:30     86s] % Begin Save placement data ... (date=12/05 00:45:30, mem=1721.6M)
[12/05 00:45:30     86s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:45:30     86s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:45:30     86s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2573.5M) ***
[12/05 00:45:30     86s] % End Save placement data ... (date=12/05 00:45:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.6M, current mem=1721.6M)
[12/05 00:45:30     86s] % Begin Save routing data ... (date=12/05 00:45:30, mem=1721.6M)
[12/05 00:45:30     86s] Saving route file ...
[12/05 00:45:30     86s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2570.5M) ***
[12/05 00:45:30     86s] % End Save routing data ... (date=12/05 00:45:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.8M, current mem=1721.8M)
[12/05 00:45:30     86s] Saving property file CHIP_postCTS.inn.dat.tmp/CHIP.prop
[12/05 00:45:30     86s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2573.5M) ***
[12/05 00:45:30     86s] #Saving pin access data to file CHIP_postCTS.inn.dat.tmp/CHIP.apa ...
[12/05 00:45:30     87s] #
[12/05 00:45:30     87s] % Begin Save power constraints data ... (date=12/05 00:45:30, mem=1721.8M)
[12/05 00:45:30     87s] % End Save power constraints data ... (date=12/05 00:45:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.8M, current mem=1721.8M)
[12/05 00:45:31     87s] Generated self-contained design CHIP_postCTS.inn.dat.tmp
[12/05 00:45:31     87s] #% End save design ... (date=12/05 00:45:31, total cpu=0:00:00.5, real=0:00:02.0, peak res=1722.0M, current mem=1722.0M)
[12/05 00:45:31     87s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:45:31     87s] 
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[12/05 00:45:54     88s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/05 00:45:54     88s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/05 00:45:54     88s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/05 00:45:54     88s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/05 00:45:54     88s] Running Native NanoRoute ...
[12/05 00:45:54     88s] <CMD> routeDesign -globalDetail
[12/05 00:45:54     88s] ### Time Record (routeDesign) is installed.
[12/05 00:45:54     88s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.53 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     88s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/05 00:45:54     88s] **INFO: User settings:
[12/05 00:45:54     88s] setNanoRouteMode -drouteEndIteration                            1
[12/05 00:45:54     88s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/05 00:45:54     88s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/05 00:45:54     88s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[12/05 00:45:54     88s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/05 00:45:54     88s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/05 00:45:54     88s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/05 00:45:54     88s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/05 00:45:54     88s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/05 00:45:54     88s] setNanoRouteMode -routeTdrEffort                                10
[12/05 00:45:54     88s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/05 00:45:54     88s] setNanoRouteMode -routeWithSiDriven                             true
[12/05 00:45:54     88s] setNanoRouteMode -routeWithTimingDriven                         true
[12/05 00:45:54     88s] setNanoRouteMode -timingEngine                                  {}
[12/05 00:45:54     88s] setExtractRCMode -engine                                        preRoute
[12/05 00:45:54     88s] setDelayCalMode -enable_high_fanout                             true
[12/05 00:45:54     88s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/05 00:45:54     88s] setDelayCalMode -engine                                         aae
[12/05 00:45:54     88s] setDelayCalMode -ignoreNetLoad                                  false
[12/05 00:45:54     88s] setDelayCalMode -socv_accuracy_mode                             low
[12/05 00:45:54     88s] setSIMode -separate_delta_delay_on_data                         true
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] #**INFO: setDesignMode -flowEffort standard
[12/05 00:45:54     88s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/05 00:45:54     88s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/05 00:45:54     88s] OPERPROF: Starting checkPlace at level 1, MEM:2578.2M
[12/05 00:45:54     88s] z: 2, totalTracks: 1
[12/05 00:45:54     88s] z: 4, totalTracks: 1
[12/05 00:45:54     88s] z: 6, totalTracks: 1
[12/05 00:45:54     88s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:45:54     88s] All LLGs are deleted
[12/05 00:45:54     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2578.2M
[12/05 00:45:54     88s] Core basic site is core_5040
[12/05 00:45:54     88s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2578.2M
[12/05 00:45:54     88s] SiteArray: non-trimmed site array dimensions = 563 x 4581
[12/05 00:45:54     88s] SiteArray: use 10,379,264 bytes
[12/05 00:45:54     88s] SiteArray: current memory after site array memory allocation 2578.2M
[12/05 00:45:54     88s] SiteArray: FP blocked sites are writable
[12/05 00:45:54     88s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:2578.2M
[12/05 00:45:54     88s] Begin checking placement ... (start mem=2578.2M, init mem=2578.2M)
[12/05 00:45:54     88s] Begin checking exclusive groups violation ...
[12/05 00:45:54     88s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 00:45:54     88s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] Running CheckPlace using 1 thread in normal mode...
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] ...checkPlace normal is done!
[12/05 00:45:54     88s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2578.2M
[12/05 00:45:54     88s] IO instance overlap:4
[12/05 00:45:54     88s] *info: Placed = 1230           (Fixed = 4)
[12/05 00:45:54     88s] *info: Unplaced = 0           
[12/05 00:45:54     88s] Placement Density:0.37%(30101/8059181)
[12/05 00:45:54     88s] Placement Density (including fixed std cells):0.37%(30101/8059181)
[12/05 00:45:54     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2578.2M
[12/05 00:45:54     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2578.2M
[12/05 00:45:54     88s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2578.2M)
[12/05 00:45:54     88s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.047, MEM:2578.2M
[12/05 00:45:54     88s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/05 00:45:54     88s] *** Changed status on (5) nets in Clock.
[12/05 00:45:54     88s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2578.2M) ***
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] globalDetailRoute
[12/05 00:45:54     88s] 
[12/05 00:45:54     88s] ### Time Record (globalDetailRoute) is installed.
[12/05 00:45:54     88s] #Start globalDetailRoute on Thu Dec  5 00:45:54 2024
[12/05 00:45:54     88s] #
[12/05 00:45:54     88s] ### Time Record (Pre Callback) is installed.
[12/05 00:45:54     88s] ### Time Record (Pre Callback) is uninstalled.
[12/05 00:45:54     88s] ### Time Record (DB Import) is installed.
[12/05 00:45:54     88s] ### Time Record (Timing Data Generation) is installed.
[12/05 00:45:54     88s] #Generating timing data, please wait...
[12/05 00:45:54     88s] #1335 total nets, 1247 already routed, 1247 will ignore in trialRoute
[12/05 00:45:54     88s] ### run_trial_route starts on Thu Dec  5 00:45:54 2024 with memory = 1723.20 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     88s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/05 00:45:54     88s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/05 00:45:54     88s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/05 00:45:54     88s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/05 00:45:54     88s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[12/05 00:45:54     88s] ### dump_timing_file starts on Thu Dec  5 00:45:54 2024 with memory = 1754.04 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     88s] ### extractRC starts on Thu Dec  5 00:45:54 2024 with memory = 1736.58 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     88s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:45:54     89s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:45:54     89s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[12/05 00:45:54     89s] ### view av_func_mode_max is currectly active
[12/05 00:45:54     89s] 0 out of 1 active views are pruned
[12/05 00:45:54     89s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.86 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     89s] ### generate_timing_data starts on Thu Dec  5 00:45:54 2024 with memory = 1693.86 (MB), peak = 1863.36 (MB)
[12/05 00:45:54     89s] #Reporting timing...
[12/05 00:45:54     89s] ### report_timing starts on Thu Dec  5 00:45:54 2024 with memory = 1716.02 (MB), peak = 1863.36 (MB)
[12/05 00:45:55     89s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:55     89s] 
[12/05 00:45:55     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:45:55     89s] TLC MultiMap info (StdDelay):
[12/05 00:45:55     89s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[12/05 00:45:55     89s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[12/05 00:45:55     89s]  Setting StdDelay to: 53.6ps
[12/05 00:45:55     89s] 
[12/05 00:45:55     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:45:55     89s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 40.000 (ns)
[12/05 00:45:55     89s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1774.02 (MB), peak = 1863.36 (MB)
[12/05 00:45:55     89s] #Library Standard Delay: 53.60ps
[12/05 00:45:55     89s] #Slack threshold: 107.20ps
[12/05 00:45:55     89s] ### generate_cdm_net_timing starts on Thu Dec  5 00:45:55 2024 with memory = 1774.02 (MB), peak = 1863.36 (MB)
[12/05 00:45:55     89s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[12/05 00:45:55     89s] #*** Analyzed 0 timing critical paths
[12/05 00:45:55     89s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.12 (MB), peak = 1863.36 (MB)
[12/05 00:45:55     89s] ### Use bna from skp: 0
[12/05 00:45:55     90s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:45:57     91s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.66 (MB), peak = 1863.36 (MB)
[12/05 00:45:57     91s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.67 (MB), peak = 1863.36 (MB)
[12/05 00:45:57     91s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.8 GB
[12/05 00:45:57     91s] #Current view: av_func_mode_max 
[12/05 00:45:57     91s] #Current enabled view: av_func_mode_max 
[12/05 00:45:57     91s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1783.67 (MB), peak = 1863.36 (MB)
[12/05 00:45:57     91s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.8 GB
[12/05 00:45:57     91s] #Done generating timing data.
[12/05 00:45:57     91s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 00:45:57     91s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_valid of net in_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[2] of net tetrominoes[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[1] of net tetrominoes[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetrominoes[0] of net tetrominoes[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[2] of net position[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[1] of net position[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/position[0] of net position[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris_valid of net tetris_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score_valid of net score_valid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fail of net fail because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[3] of net score[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[2] of net score[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[1] of net score[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/score[0] of net score[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[71] of net tetris[71] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[70] of net tetris[70] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[69] of net tetris[69] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/tetris[68] of net tetris[68] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 00:45:57     91s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 00:45:57     91s] #To increase the message display limit, refer to the product command reference manual.
[12/05 00:45:57     91s] ### Net info: total nets: 1338
[12/05 00:45:57     91s] ### Net info: dirty nets: 1
[12/05 00:45:57     91s] ### Net info: marked as disconnected nets: 0
[12/05 00:45:57     91s] #num needed restored net=0
[12/05 00:45:57     91s] #need_extraction net=0 (total=1338)
[12/05 00:45:57     91s] ### Net info: fully routed nets: 5
[12/05 00:45:57     91s] ### Net info: trivial (< 2 pins) nets: 91
[12/05 00:45:57     91s] ### Net info: unrouted nets: 1242
[12/05 00:45:57     91s] ### Net info: re-extraction nets: 0
[12/05 00:45:57     91s] ### Net info: ignored nets: 0
[12/05 00:45:57     91s] ### Net info: skip routing nets: 0
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/05 00:45:57     91s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/05 00:45:57     91s] #To increase the message display limit, refer to the product command reference manual.
[12/05 00:45:57     91s] ### import design signature (12): route=282988494 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=610201317 dirty_area=1844141639 del_dirty_area=0 cell=1037369230 placement=653411985 pin_access=660932589 inst_pattern=1 halo=0
[12/05 00:45:57     91s] ### Time Record (DB Import) is uninstalled.
[12/05 00:45:57     91s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 00:45:57     91s] #RTESIG:78da95d44b6fc2300c00e09df72bacc28149d0d979b53d32896b3721b62bead60095fa90
[12/05 00:45:57     91s] #       daf4c0bf5f847661823af49a4faeedd899cdbf365b8804c6a45703a1de13e45b419808b3
[12/05 00:45:57     91s] #       22a9e855e0de1f7dbe45cfb3f9fbc74e8814081655ebecd1f64b1807dbc3609dabdae3cb
[12/05 00:45:57     91s] #       1f490c1c8a7ab0b0f8eeba7a09e5b92d9aea074a7b28c6dafde326d11015a3eb225838db
[12/05 00:45:57     91s] #       b7457fbe193693781df6862114125c3f4e1b7d6da6d3f35c3dc48d798827f408279d00c6
[12/05 00:45:57     91s] #       a8d17fb038d45de16e1749294274aa8e27dfd5c1f5fee49e33610105f19d9552f3572495
[12/05 00:45:57     91s] #       06353d41dea4b012e8134336319928d061d000c53a0066124448448586ed89a224c064bc
[12/05 00:45:57     91s] #       11c81b2d038ce68dc940cbd80474200d8896197e2a340a881a5b5663c34cac26c1fef2f2
[12/05 00:45:57     91s] #       a6acf3dd26cfd74c38932aee41f3260b5aa6c42f7334b8a22d8bbef4d6b663734ffa72db
[12/05 00:45:57     91s] #       aeb5932a33c4969aa58a337e917c5e972b982e4020f96620f3bca34cc17046a77c5693d5
[12/05 00:45:57     91s] #       3dfd02ebca0140
[12/05 00:45:57     91s] #
[12/05 00:45:57     91s] ### Time Record (Data Preparation) is installed.
[12/05 00:45:57     91s] #RTESIG:78da95d53d6fc2301006e0cefd15a7c0402548effc1567a4126b5a21da15a58d81489048
[12/05 00:45:57     91s] #       8933f0ef6ba12e54903359fde8f5f9fc91c9f46bb58644604a7ad113ea2d41b116849930
[12/05 00:45:57     91s] #       0b928a5e056ec3d0e75bf23c99be7f6c84b04030ab1beff6ae9bc3d0bb0e7ae77dddec5f
[12/05 00:45:57     91s] #       fe486660571e7b07b3efb63dcea13a37e5a9fe81caedcae1e8ff71936948cac1b709ccbc
[12/05 00:45:57     91s] #       eb9ab23bdf8ccd255ec7de30844282ef8671a3afcd787981ab87b8310ff18c1ee1a433c0
[12/05 00:45:57     91s] #       1435860f66bb635bfadb8b248b901ceafd2174b5f75d18b9e74c5ca020beb3526a7e8ba4
[12/05 00:45:57     91s] #       d2a0c64f50301616024361c8162633053a0e1aa05447c05c8288495468d89e28ca224cce
[12/05 00:45:57     91s] #       1b81bcd132c268de981cb44c4d44076c445a6ef853a151407272553d9c9813ab49b0535e
[12/05 00:45:57     91s] #       de9465b15915c592893356710f5a3079d465cac2654e7a5f3655d955c1ba6638dd9361b9
[12/05 00:45:57     91s] #       4ddbb8516529e45d5ac74c9c1b627b925bc59970e3e2261448a16bc8fc07505a309cd196
[12/05 00:45:57     91s] #       af6a74754fbf2ca70def
[12/05 00:45:57     91s] #
[12/05 00:45:57     91s] ### Time Record (Data Preparation) is uninstalled.
[12/05 00:45:57     91s] ### Time Record (Global Routing) is installed.
[12/05 00:45:57     91s] ### Time Record (Global Routing) is uninstalled.
[12/05 00:45:57     91s] ### Time Record (Data Preparation) is installed.
[12/05 00:45:57     91s] #Start routing data preparation on Thu Dec  5 00:45:57 2024
[12/05 00:45:57     91s] #
[12/05 00:45:57     91s] #Minimum voltage of a net in the design = 0.000.
[12/05 00:45:57     91s] #Maximum voltage of a net in the design = 1.620.
[12/05 00:45:57     91s] #Voltage range [0.000 - 1.620] has 1336 nets.
[12/05 00:45:57     91s] #Voltage range [0.000 - 0.000] has 1 net.
[12/05 00:45:57     91s] #Voltage range [1.620 - 1.620] has 1 net.
[12/05 00:45:57     91s] ### Time Record (Cell Pin Access) is installed.
[12/05 00:45:57     91s] #Rebuild pin access data for design.
[12/05 00:45:57     91s] #Initial pin access analysis.
[12/05 00:45:57     92s] #Detail pin access analysis.
[12/05 00:45:57     92s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 00:45:57     92s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[12/05 00:45:57     92s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 00:45:57     92s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 00:45:57     92s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[12/05 00:45:57     92s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/05 00:45:57     92s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[12/05 00:45:57     92s] #Monitoring time of adding inner blkg by smac
[12/05 00:45:57     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.73 (MB), peak = 1863.36 (MB)
[12/05 00:45:57     92s] #Regenerating Ggrids automatically.
[12/05 00:45:57     92s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[12/05 00:45:57     92s] #Using automatically generated G-grids.
[12/05 00:45:57     92s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 00:45:58     92s] #Done routing data preparation.
[12/05 00:45:58     92s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1800.90 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### Time Record (Data Preparation) is uninstalled.
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Summary of active signal nets routing constraints set by OPT:
[12/05 00:45:58     92s] #	preferred routing layers      : 0
[12/05 00:45:58     92s] #	preferred routing layer effort: 0
[12/05 00:45:58     92s] #	preferred extra space         : 0
[12/05 00:45:58     92s] #	preferred multi-cut via       : 0
[12/05 00:45:58     92s] #	avoid detour                  : 0
[12/05 00:45:58     92s] #	expansion ratio               : 0
[12/05 00:45:58     92s] #	net priority                  : 0
[12/05 00:45:58     92s] #	s2s control                   : 0
[12/05 00:45:58     92s] #	avoid chaining                : 0
[12/05 00:45:58     92s] #	inst-based stacking via       : 0
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Summary of active signal nets routing constraints set by USER:
[12/05 00:45:58     92s] #	preferred routing layers      : 0
[12/05 00:45:58     92s] #	preferred routing layer effort     : 0
[12/05 00:45:58     92s] #	preferred extra space              : 0
[12/05 00:45:58     92s] #	preferred multi-cut via            : 0
[12/05 00:45:58     92s] #	avoid detour                       : 0
[12/05 00:45:58     92s] #	net weight                         : 0
[12/05 00:45:58     92s] #	avoid chaining                     : 0
[12/05 00:45:58     92s] #	cell-based stacking via (required) : 0
[12/05 00:45:58     92s] #	cell-based stacking via (optional) : 0
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Start timing driven prevention iteration
[12/05 00:45:58     92s] ### td_prevention_read_timing_data starts on Thu Dec  5 00:45:58 2024 with memory = 1800.91 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #----------------------------------------------------
[12/05 00:45:58     92s] # Summary of active signal nets routing constraints
[12/05 00:45:58     92s] #+--------------------------+-----------+
[12/05 00:45:58     92s] #+--------------------------+-----------+
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #----------------------------------------------------
[12/05 00:45:58     92s] #Done timing-driven prevention
[12/05 00:45:58     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1801.11 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[12/05 00:45:58     92s] #Total number of routable nets = 1247.
[12/05 00:45:58     92s] #Total number of nets in the design = 1338.
[12/05 00:45:58     92s] #1242 routable nets do not have any wires.
[12/05 00:45:58     92s] #5 routable nets have routed wires.
[12/05 00:45:58     92s] #1242 nets will be global routed.
[12/05 00:45:58     92s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/05 00:45:58     92s] ### Time Record (Data Preparation) is installed.
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Finished routing data preparation on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Cpu time = 00:00:00
[12/05 00:45:58     92s] #Elapsed time = 00:00:00
[12/05 00:45:58     92s] #Increased memory = 0.12 (MB)
[12/05 00:45:58     92s] #Total memory = 1801.23 (MB)
[12/05 00:45:58     92s] #Peak memory = 1863.36 (MB)
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### Time Record (Data Preparation) is uninstalled.
[12/05 00:45:58     92s] ### Time Record (Global Routing) is installed.
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Start global routing on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Start global routing initialization on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Number of eco nets is 0
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Start global routing data preparation on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  5 00:45:58 2024 with memory = 1802.02 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] #Start routing resource analysis on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### init_is_bin_blocked starts on Thu Dec  5 00:45:58 2024 with memory = 1802.61 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  5 00:45:58 2024 with memory = 1815.50 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### adjust_flow_cap starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### adjust_partial_route_blockage starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### set_via_blocked starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### copy_flow starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] #Routing resource analysis is done on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### report_flow_cap starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] #  Resource Analysis:
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/05 00:45:58     92s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/05 00:45:58     92s] #  --------------------------------------------------------------
[12/05 00:45:58     92s] #  metal1         H        3885        2041      156025    16.55%
[12/05 00:45:58     92s] #  metal2         V        3443        1914      156025    22.20%
[12/05 00:45:58     92s] #  metal3         H        3818        2108      156025    22.24%
[12/05 00:45:58     92s] #  metal4         V        4478         879      156025    16.04%
[12/05 00:45:58     92s] #  metal5         H        4959         967      156025    16.01%
[12/05 00:45:58     92s] #  metal6         V        1120         219      156025    16.03%
[12/05 00:45:58     92s] #  --------------------------------------------------------------
[12/05 00:45:58     92s] #  Total                  21704      25.80%      936150    18.18%
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #  6 nets (0.45%) with 1 preferred extra spacing.
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### analyze_m2_tracks starts on Thu Dec  5 00:45:58 2024 with memory = 1817.07 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### report_initial_resource starts on Thu Dec  5 00:45:58 2024 with memory = 1817.08 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### mark_pg_pins_accessibility starts on Thu Dec  5 00:45:58 2024 with memory = 1817.08 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### set_net_region starts on Thu Dec  5 00:45:58 2024 with memory = 1817.08 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Global routing data preparation is done on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.09 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] ### prepare_level starts on Thu Dec  5 00:45:58 2024 with memory = 1817.09 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### init level 1 starts on Thu Dec  5 00:45:58 2024 with memory = 1817.10 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### Level 1 hgrid = 395 X 395
[12/05 00:45:58     92s] ### prepare_level_flow starts on Thu Dec  5 00:45:58 2024 with memory = 1817.14 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Global routing initialization is done on Thu Dec  5 00:45:58 2024
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.15 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] #
[12/05 00:45:58     92s] #Skip 1/2 round for no nets in the round...
[12/05 00:45:58     92s] #Route nets in 2/2 round...
[12/05 00:45:58     92s] #start global routing iteration 1...
[12/05 00:45:58     92s] ### init_flow_edge starts on Thu Dec  5 00:45:58 2024 with memory = 1817.19 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### cal_flow starts on Thu Dec  5 00:45:58 2024 with memory = 1819.36 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     92s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     92s] ### routing at level 1 (topmost level) iter 0
[12/05 00:45:58     93s] ### measure_qor starts on Thu Dec  5 00:45:58 2024 with memory = 1825.04 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     93s] ### measure_congestion starts on Thu Dec  5 00:45:58 2024 with memory = 1825.04 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:58     93s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1818.64 (MB), peak = 1863.36 (MB)
[12/05 00:45:58     93s] #
[12/05 00:45:58     93s] #start global routing iteration 2...
[12/05 00:45:58     93s] ### routing at level 1 (topmost level) iter 1
[12/05 00:45:59     93s] ### measure_qor starts on Thu Dec  5 00:45:59 2024 with memory = 1819.14 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### measure_congestion starts on Thu Dec  5 00:45:59 2024 with memory = 1819.14 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.64 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] ### route_end starts on Thu Dec  5 00:45:59 2024 with memory = 1818.64 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[12/05 00:45:59     93s] #Total number of routable nets = 1247.
[12/05 00:45:59     93s] #Total number of nets in the design = 1338.
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #1247 routable nets have routed wires.
[12/05 00:45:59     93s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Routed nets constraints summary:
[12/05 00:45:59     93s] #-----------------------------
[12/05 00:45:59     93s] #        Rules   Unconstrained  
[12/05 00:45:59     93s] #-----------------------------
[12/05 00:45:59     93s] #      Default            1242  
[12/05 00:45:59     93s] #-----------------------------
[12/05 00:45:59     93s] #        Total            1242  
[12/05 00:45:59     93s] #-----------------------------
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Routing constraints summary of the whole design:
[12/05 00:45:59     93s] #------------------------------------------------
[12/05 00:45:59     93s] #        Rules   Pref Extra Space   Unconstrained  
[12/05 00:45:59     93s] #------------------------------------------------
[12/05 00:45:59     93s] #      Default                  5            1242  
[12/05 00:45:59     93s] #------------------------------------------------
[12/05 00:45:59     93s] #        Total                  5            1242  
[12/05 00:45:59     93s] #------------------------------------------------
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] ### cal_base_flow starts on Thu Dec  5 00:45:59 2024 with memory = 1818.65 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### init_flow_edge starts on Thu Dec  5 00:45:59 2024 with memory = 1818.65 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### cal_flow starts on Thu Dec  5 00:45:59 2024 with memory = 1818.68 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### report_overcon starts on Thu Dec  5 00:45:59 2024 with memory = 1818.69 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #                 OverCon          
[12/05 00:45:59     93s] #                  #Gcell    %Gcell
[12/05 00:45:59     93s] #     Layer           (1)   OverCon  Flow/Cap
[12/05 00:45:59     93s] #  ----------------------------------------------
[12/05 00:45:59     93s] #  metal1        0(0.00%)   (0.00%)     0.22  
[12/05 00:45:59     93s] #  metal2        2(0.00%)   (0.00%)     0.01  
[12/05 00:45:59     93s] #  metal3        0(0.00%)   (0.00%)     0.01  
[12/05 00:45:59     93s] #  metal4        0(0.00%)   (0.00%)     0.00  
[12/05 00:45:59     93s] #  metal5        0(0.00%)   (0.00%)     0.00  
[12/05 00:45:59     93s] #  metal6        0(0.00%)   (0.00%)     0.00  
[12/05 00:45:59     93s] #  ----------------------------------------------
[12/05 00:45:59     93s] #     Total      2(0.00%)   (0.00%)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/05 00:45:59     93s] #  Overflow after GR: 0.00% H + 0.00% V
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### cal_base_flow starts on Thu Dec  5 00:45:59 2024 with memory = 1818.70 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### init_flow_edge starts on Thu Dec  5 00:45:59 2024 with memory = 1818.70 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### cal_flow starts on Thu Dec  5 00:45:59 2024 with memory = 1818.72 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### export_cong_map starts on Thu Dec  5 00:45:59 2024 with memory = 1818.72 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### PDZT_Export::export_cong_map starts on Thu Dec  5 00:45:59 2024 with memory = 1821.11 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### import_cong_map starts on Thu Dec  5 00:45:59 2024 with memory = 1821.11 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #Hotspot report including placement blocked areas
[12/05 00:45:59     93s] OPERPROF: Starting HotSpotCal at level 1, MEM:2681.0M
[12/05 00:45:59     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 00:45:59     93s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/05 00:45:59     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 00:45:59     93s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 00:45:59     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 00:45:59     93s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/05 00:45:59     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 00:45:59     93s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/05 00:45:59     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 00:45:59     93s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 00:45:59     93s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/05 00:45:59     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 00:45:59     93s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.080, REAL:0.081, MEM:2681.0M
[12/05 00:45:59     93s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### update starts on Thu Dec  5 00:45:59 2024 with memory = 1821.70 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #Complete Global Routing.
[12/05 00:45:59     93s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:45:59     93s] #Total wire length = 243195 um.
[12/05 00:45:59     93s] #Total half perimeter of net bounding box = 231732 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal1 = 74942 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal2 = 106018 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal3 = 42361 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal4 = 17539 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal5 = 2334 um.
[12/05 00:45:59     93s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:45:59     93s] #Total number of vias = 9300
[12/05 00:45:59     93s] #Up-Via Summary (total 9300):
[12/05 00:45:59     93s] #           
[12/05 00:45:59     93s] #-----------------------
[12/05 00:45:59     93s] # metal1           5202
[12/05 00:45:59     93s] # metal2           3306
[12/05 00:45:59     93s] # metal3            726
[12/05 00:45:59     93s] # metal4             66
[12/05 00:45:59     93s] #-----------------------
[12/05 00:45:59     93s] #                  9300 
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Total number of involved regular nets 403
[12/05 00:45:59     93s] #Maximum src to sink distance  2315.4
[12/05 00:45:59     93s] #Average of max src_to_sink distance  137.4
[12/05 00:45:59     93s] #Average of ave src_to_sink distance  92.0
[12/05 00:45:59     93s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### report_overcon starts on Thu Dec  5 00:45:59 2024 with memory = 1822.12 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### report_overcon starts on Thu Dec  5 00:45:59 2024 with memory = 1822.12 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #Max overcon = 1 tracks.
[12/05 00:45:59     93s] #Total overcon = 0.00%.
[12/05 00:45:59     93s] #Worst layer Gcell overcon rate = 0.00%.
[12/05 00:45:59     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### global_route design signature (15): route=1953318186 net_attr=1831444384
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Global routing statistics:
[12/05 00:45:59     93s] #Cpu time = 00:00:01
[12/05 00:45:59     93s] #Elapsed time = 00:00:01
[12/05 00:45:59     93s] #Increased memory = 12.16 (MB)
[12/05 00:45:59     93s] #Total memory = 1813.39 (MB)
[12/05 00:45:59     93s] #Peak memory = 1863.36 (MB)
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #Finished global routing on Thu Dec  5 00:45:59 2024
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] #
[12/05 00:45:59     93s] ### Time Record (Global Routing) is uninstalled.
[12/05 00:45:59     93s] ### Time Record (Data Preparation) is installed.
[12/05 00:45:59     93s] ### Time Record (Data Preparation) is uninstalled.
[12/05 00:45:59     93s] ### track-assign external-init starts on Thu Dec  5 00:45:59 2024 with memory = 1796.52 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### Time Record (Track Assignment) is installed.
[12/05 00:45:59     93s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:45:59     93s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.52 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### track-assign engine-init starts on Thu Dec  5 00:45:59 2024 with memory = 1796.54 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] ### Time Record (Track Assignment) is installed.
[12/05 00:45:59     93s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     93s] ### track-assign core-engine starts on Thu Dec  5 00:45:59 2024 with memory = 1796.59 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     93s] #Start Track Assignment.
[12/05 00:45:59     93s] #Done with 2402 horizontal wires in 13 hboxes and 2621 vertical wires in 13 hboxes.
[12/05 00:45:59     94s] #Done with 503 horizontal wires in 13 hboxes and 635 vertical wires in 13 hboxes.
[12/05 00:45:59     94s] #Done with 13 horizontal wires in 13 hboxes and 13 vertical wires in 13 hboxes.
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] #Track assignment summary:
[12/05 00:45:59     94s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/05 00:45:59     94s] #------------------------------------------------------------------------
[12/05 00:45:59     94s] # metal1     74793.30 	  0.03%  	  0.00% 	  0.03%
[12/05 00:45:59     94s] # metal2    105560.85 	  0.05%  	  0.00% 	  0.03%
[12/05 00:45:59     94s] # metal3     39069.94 	  0.05%  	  0.00% 	  0.01%
[12/05 00:45:59     94s] # metal4     14775.88 	  0.01%  	  0.00% 	  0.00%
[12/05 00:45:59     94s] # metal5      2332.78 	  0.00%  	  0.00% 	  0.00%
[12/05 00:45:59     94s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 00:45:59     94s] #------------------------------------------------------------------------
[12/05 00:45:59     94s] # All      236532.75  	  0.04% 	  0.00% 	  0.00%
[12/05 00:45:59     94s] #Complete Track Assignment.
[12/05 00:45:59     94s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:45:59     94s] #Total wire length = 242096 um.
[12/05 00:45:59     94s] #Total half perimeter of net bounding box = 231732 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal1 = 74754 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal2 = 105514 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal3 = 42028 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal4 = 17451 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal5 = 2350 um.
[12/05 00:45:59     94s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:45:59     94s] #Total number of vias = 9300
[12/05 00:45:59     94s] #Up-Via Summary (total 9300):
[12/05 00:45:59     94s] #           
[12/05 00:45:59     94s] #-----------------------
[12/05 00:45:59     94s] # metal1           5202
[12/05 00:45:59     94s] # metal2           3306
[12/05 00:45:59     94s] # metal3            726
[12/05 00:45:59     94s] # metal4             66
[12/05 00:45:59     94s] #-----------------------
[12/05 00:45:59     94s] #                  9300 
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] ### track_assign design signature (18): route=2142069644
[12/05 00:45:59     94s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:45:59     94s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:45:59     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.33 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] #number of short segments in preferred routing layers
[12/05 00:45:59     94s] #	
[12/05 00:45:59     94s] #	
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] #Start post global route fixing for timing critical nets ...
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] ### update_timing_after_routing starts on Thu Dec  5 00:45:59 2024 with memory = 1797.34 (MB), peak = 1863.36 (MB)
[12/05 00:45:59     94s] ### Time Record (Timing Data Generation) is installed.
[12/05 00:45:59     94s] #* Updating design timing data...
[12/05 00:45:59     94s] #Extracting RC...
[12/05 00:45:59     94s] Un-suppress "**WARN ..." messages.
[12/05 00:45:59     94s] #
[12/05 00:45:59     94s] #Start tQuantus RC extraction...
[12/05 00:45:59     94s] #Extract in track assign mode
[12/05 00:45:59     94s] #Start building rc corner(s)...
[12/05 00:45:59     94s] #Number of RC Corner = 1
[12/05 00:45:59     94s] #Corner RC_Corner /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SOCE/FireIce/icecaps.tch 25.000000 (real) 
[12/05 00:45:59     94s] #ME1_C -> metal1 (1)
[12/05 00:45:59     94s] #ME2_C -> metal2 (2)
[12/05 00:45:59     94s] #ME3_C -> metal3 (3)
[12/05 00:45:59     94s] #ME4_C -> metal4 (4)
[12/05 00:45:59     94s] #ME5_C -> metal5 (5)
[12/05 00:45:59     94s] #ME6_C -> metal6 (6)
[12/05 00:45:59     94s] #SADV_On
[12/05 00:45:59     94s] # Corner(s) : 
[12/05 00:45:59     94s] #RC_Corner [25.00]
[12/05 00:46:00     94s] # Corner id: 0
[12/05 00:46:00     94s] # Layout Scale: 1.000000
[12/05 00:46:00     94s] # Has Metal Fill model: yes
[12/05 00:46:00     94s] # Temperature was set
[12/05 00:46:00     94s] # Temperature : 25.000000
[12/05 00:46:00     94s] # Ref. Temp   : 25.000000
[12/05 00:46:00     94s] #SADV_Off
[12/05 00:46:00     94s] #total pattern=56 [6, 147]
[12/05 00:46:00     94s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/05 00:46:00     94s] #found CAPMODEL /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SOCE/FireIce/icecaps.tch
[12/05 00:46:00     94s] #found RESMODEL /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SOCE/FireIce/icecaps.tch 25.000000 
[12/05 00:46:00     94s] #number model r/c [1,1] [6,147] read
[12/05 00:46:00     94s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1804.62 (MB), peak = 1863.36 (MB)
[12/05 00:46:00     94s] #Start init net ripin tree building
[12/05 00:46:00     94s] #Finish init net ripin tree building
[12/05 00:46:00     94s] #Cpu time = 00:00:00
[12/05 00:46:00     94s] #Elapsed time = 00:00:00
[12/05 00:46:00     94s] #Increased memory = 0.41 (MB)
[12/05 00:46:00     94s] #Total memory = 1809.05 (MB)
[12/05 00:46:00     94s] #Peak memory = 1863.36 (MB)
[12/05 00:46:00     94s] #begin processing metal fill model file
[12/05 00:46:00     94s] #end processing metal fill model file
[12/05 00:46:00     94s] ### track-assign external-init starts on Thu Dec  5 00:46:00 2024 with memory = 1809.07 (MB), peak = 1863.36 (MB)
[12/05 00:46:00     94s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:00     94s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:00     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:00     94s] ### track-assign engine-init starts on Thu Dec  5 00:46:00 2024 with memory = 1809.14 (MB), peak = 1863.36 (MB)
[12/05 00:46:00     94s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:00     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:00     94s] #
[12/05 00:46:00     94s] #Start Post Track Assignment Wire Spread.
[12/05 00:46:01     95s] #Done with 658 horizontal wires in 13 hboxes and 808 vertical wires in 13 hboxes.
[12/05 00:46:01     95s] #Complete Post Track Assignment Wire Spread.
[12/05 00:46:01     95s] #
[12/05 00:46:01     95s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:01     95s] #Length limit = 200 pitches
[12/05 00:46:01     95s] #opt mode = 2
[12/05 00:46:01     95s] #Start generate extraction boxes.
[12/05 00:46:01     95s] #
[12/05 00:46:01     95s] #Extract using 30 x 30 Hboxes
[12/05 00:46:01     95s] #15x15 initial hboxes
[12/05 00:46:01     95s] #Use area based hbox pruning.
[12/05 00:46:01     95s] #0/0 hboxes pruned.
[12/05 00:46:01     95s] #Complete generating extraction boxes.
[12/05 00:46:01     95s] #Extract 144 hboxes with single thread on machine with  2.20GHz 512KB Cache 256CPU...
[12/05 00:46:01     95s] #Process 0 special clock nets for rc extraction
[12/05 00:46:01     95s] #Total 1247 nets were built. 1263 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/05 00:46:06    100s] #Run Statistics for Extraction:
[12/05 00:46:06    100s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[12/05 00:46:06    100s] #   Increased memory =    22.36 (MB), total memory =  1831.95 (MB), peak memory =  1863.36 (MB)
[12/05 00:46:06    100s] #
[12/05 00:46:06    100s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[12/05 00:46:06    100s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.18 (MB), peak = 1863.36 (MB)
[12/05 00:46:06    100s] #RC Statistics: 8834 Res, 6077 Ground Cap, 1621 XCap (Edge to Edge)
[12/05 00:46:06    100s] #RC V/H edge ratio: 0.76, Avg V/H Edge Length: 15130.52 (6776), Avg L-Edge Length: 24680.79 (1299)
[12/05 00:46:06    100s] #Start writing rcdb into /tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d
[12/05 00:46:06    100s] #Finish writing rcdb with 11004 nodes, 9757 edges, and 4360 xcaps
[12/05 00:46:06    100s] #1263 inserted nodes are removed
[12/05 00:46:06    100s] ### track-assign external-init starts on Thu Dec  5 00:46:06 2024 with memory = 1823.17 (MB), peak = 1863.36 (MB)
[12/05 00:46:06    100s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:06    100s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:06    100s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:06    100s] ### track-assign engine-init starts on Thu Dec  5 00:46:06 2024 with memory = 1823.17 (MB), peak = 1863.36 (MB)
[12/05 00:46:06    100s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:06    100s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:06    100s] #Remove Post Track Assignment Wire Spread
[12/05 00:46:06    100s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:06    100s] Restoring parasitic data from file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d' ...
[12/05 00:46:06    100s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d' for reading (mem: 2684.766M)
[12/05 00:46:06    100s] Reading RCDB with compressed RC data.
[12/05 00:46:06    100s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d' for content verification (mem: 2684.766M)
[12/05 00:46:06    100s] Reading RCDB with compressed RC data.
[12/05 00:46:06    100s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d': 0 access done (mem: 2684.766M)
[12/05 00:46:06    100s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d': 0 access done (mem: 2684.766M)
[12/05 00:46:06    100s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2684.766M)
[12/05 00:46:06    100s] Following multi-corner parasitics specified:
[12/05 00:46:06    100s] 	/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d (rcdb)
[12/05 00:46:06    100s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d' for reading (mem: 2684.766M)
[12/05 00:46:06    100s] Reading RCDB with compressed RC data.
[12/05 00:46:06    100s] 		Cell CHIP has rcdb /tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d specified
[12/05 00:46:06    100s] Cell CHIP, hinst 
[12/05 00:46:06    100s] processing rcdb (/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d) for hinst (top) of cell (CHIP);
[12/05 00:46:06    100s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/nr66432_n0N4AA.rcdb.d': 0 access done (mem: 2684.766M)
[12/05 00:46:06    100s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2679.766M)
[12/05 00:46:06    100s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_ZkZhOr.rcdb.d/CHIP.rcdb.d' for reading (mem: 2679.766M)
[12/05 00:46:06    100s] Reading RCDB with compressed RC data.
[12/05 00:46:07    101s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_ZkZhOr.rcdb.d/CHIP.rcdb.d': 0 access done (mem: 2679.766M)
[12/05 00:46:07    101s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2679.766M)
[12/05 00:46:07    101s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 2679.766M)
[12/05 00:46:07    101s] #
[12/05 00:46:07    101s] #Restore RCDB.
[12/05 00:46:07    101s] ### track-assign external-init starts on Thu Dec  5 00:46:07 2024 with memory = 1824.09 (MB), peak = 1863.36 (MB)
[12/05 00:46:07    101s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:07    101s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:07    101s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:07    101s] ### track-assign engine-init starts on Thu Dec  5 00:46:07 2024 with memory = 1824.09 (MB), peak = 1863.36 (MB)
[12/05 00:46:07    101s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:07    101s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:07    101s] #Remove Post Track Assignment Wire Spread
[12/05 00:46:07    101s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:07    101s] #
[12/05 00:46:07    101s] #Complete tQuantus RC extraction.
[12/05 00:46:07    101s] #Cpu time = 00:00:07
[12/05 00:46:07    101s] #Elapsed time = 00:00:08
[12/05 00:46:07    101s] #Increased memory = 24.73 (MB)
[12/05 00:46:07    101s] #Total memory = 1822.08 (MB)
[12/05 00:46:07    101s] #Peak memory = 1863.36 (MB)
[12/05 00:46:07    101s] #
[12/05 00:46:07    101s] Un-suppress "**WARN ..." messages.
[12/05 00:46:07    101s] #RC Extraction Completed...
[12/05 00:46:07    101s] ### update_timing starts on Thu Dec  5 00:46:07 2024 with memory = 1822.08 (MB), peak = 1863.36 (MB)
[12/05 00:46:07    101s] 
[12/05 00:46:07    101s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:46:07    101s] Deleting Lib Analyzer.
[12/05 00:46:07    101s] 
[12/05 00:46:07    101s] TimeStamp Deleting Cell Server End ...
[12/05 00:46:07    101s] ### generate_timing_data starts on Thu Dec  5 00:46:07 2024 with memory = 1790.18 (MB), peak = 1863.36 (MB)
[12/05 00:46:07    101s] #Reporting timing...
[12/05 00:46:07    101s] ### report_timing starts on Thu Dec  5 00:46:07 2024 with memory = 1795.20 (MB), peak = 1863.36 (MB)
[12/05 00:46:08    102s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:08    102s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 40.000 (ns)
[12/05 00:46:08    102s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.41 (MB), peak = 1875.20 (MB)
[12/05 00:46:08    102s] #Library Standard Delay: 53.60ps
[12/05 00:46:08    102s] #Slack threshold: 0.00ps
[12/05 00:46:08    102s] ### generate_cdm_net_timing starts on Thu Dec  5 00:46:08 2024 with memory = 1832.41 (MB), peak = 1875.20 (MB)
[12/05 00:46:08    102s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:08    102s] #*** Analyzed 0 timing critical paths
[12/05 00:46:08    102s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.41 (MB), peak = 1875.20 (MB)
[12/05 00:46:08    102s] ### Use bna from skp: 0
[12/05 00:46:08    102s] 
[12/05 00:46:08    102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/05 00:46:08    102s] TLC MultiMap info (StdDelay):
[12/05 00:46:08    102s]   : Delay_Corner_max + lib_max + 0 + no RcCorner := 51.1ps
[12/05 00:46:08    102s]   : Delay_Corner_max + lib_max + 0 + RC_Corner := 53.6ps
[12/05 00:46:08    102s]  Setting StdDelay to: 53.6ps
[12/05 00:46:08    102s] 
[12/05 00:46:08    102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/05 00:46:08    102s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 00:46:10    104s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1841.68 (MB), peak = 1875.20 (MB)
[12/05 00:46:10    104s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[12/05 00:46:10    104s] Worst slack reported in the design = 13.698000 (late)
[12/05 00:46:10    104s] *** writeDesignTiming (0:00:00.1) ***
[12/05 00:46:10    104s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.89 (MB), peak = 1875.20 (MB)
[12/05 00:46:10    104s] Un-suppress "**WARN ..." messages.
[12/05 00:46:10    104s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:10    104s] #Number of victim nets: 0
[12/05 00:46:10    104s] #Number of aggressor nets: 0
[12/05 00:46:10    104s] #Number of weak nets: 0
[12/05 00:46:10    104s] #Number of critical nets: 0
[12/05 00:46:10    104s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/05 00:46:10    104s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/05 00:46:10    104s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/05 00:46:10    104s] #Total number of nets: 1247
[12/05 00:46:10    104s] ### update_timing cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:10    104s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 00:46:10    104s] ### update_timing_after_routing cpu:00:00:10, real:00:00:11, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:10    104s] #Total number of significant detoured timing critical nets is 0
[12/05 00:46:10    104s] #Total number of selected detoured timing critical nets is 0
[12/05 00:46:10    104s] #
[12/05 00:46:10    104s] #----------------------------------------------------
[12/05 00:46:10    104s] # Summary of active signal nets routing constraints
[12/05 00:46:10    104s] #+--------------------------+-----------+
[12/05 00:46:10    104s] #+--------------------------+-----------+
[12/05 00:46:10    104s] #
[12/05 00:46:10    104s] #----------------------------------------------------
[12/05 00:46:10    104s] ### run_free_timing_graph starts on Thu Dec  5 00:46:10 2024 with memory = 1841.92 (MB), peak = 1875.20 (MB)
[12/05 00:46:10    104s] ### Time Record (Timing Data Generation) is installed.
[12/05 00:46:10    104s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 00:46:10    104s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:10    104s] ### run_build_timing_graph starts on Thu Dec  5 00:46:10 2024 with memory = 1822.57 (MB), peak = 1875.20 (MB)
[12/05 00:46:10    104s] ### Time Record (Timing Data Generation) is installed.
[12/05 00:46:11    104s] Current (total cpu=0:01:45, real=0:09:16, peak res=1875.2M, current mem=1829.9M)
[12/05 00:46:11    104s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1840.7M, current mem=1840.7M)
[12/05 00:46:11    104s] Current (total cpu=0:01:45, real=0:09:16, peak res=1875.2M, current mem=1840.7M)
[12/05 00:46:11    104s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 00:46:11    104s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:11    104s] ### track-assign external-init starts on Thu Dec  5 00:46:11 2024 with memory = 1840.74 (MB), peak = 1875.20 (MB)
[12/05 00:46:11    104s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:11    104s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:11    104s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:11    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.73 (MB), peak = 1875.20 (MB)
[12/05 00:46:11    104s] #* Importing design timing data...
[12/05 00:46:11    104s] #Number of victim nets: 0
[12/05 00:46:11    104s] #Number of aggressor nets: 0
[12/05 00:46:11    104s] #Number of weak nets: 0
[12/05 00:46:11    104s] #Number of critical nets: 0
[12/05 00:46:11    104s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/05 00:46:11    104s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/05 00:46:11    104s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/05 00:46:11    104s] #Total number of nets: 1247
[12/05 00:46:11    104s] ### track-assign engine-init starts on Thu Dec  5 00:46:11 2024 with memory = 1840.73 (MB), peak = 1875.20 (MB)
[12/05 00:46:11    104s] ### Time Record (Track Assignment) is installed.
[12/05 00:46:11    104s] #
[12/05 00:46:11    104s] #timing driven effort level: 3
[12/05 00:46:11    104s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:11    104s] ### track-assign core-engine starts on Thu Dec  5 00:46:11 2024 with memory = 1840.73 (MB), peak = 1875.20 (MB)
[12/05 00:46:11    104s] #Start Track Assignment With Timing Driven.
[12/05 00:46:11    104s] #Done with 114 horizontal wires in 13 hboxes and 110 vertical wires in 13 hboxes.
[12/05 00:46:11    104s] #Done with 18 horizontal wires in 13 hboxes and 23 vertical wires in 13 hboxes.
[12/05 00:46:11    104s] #Done with 13 horizontal wires in 13 hboxes and 13 vertical wires in 13 hboxes.
[12/05 00:46:11    104s] #
[12/05 00:46:11    104s] #Track assignment summary:
[12/05 00:46:11    104s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/05 00:46:11    104s] #------------------------------------------------------------------------
[12/05 00:46:11    104s] # metal1     74793.68 	  0.03%  	  0.00% 	  0.03%
[12/05 00:46:11    104s] # metal2    105505.41 	  0.04%  	  0.00% 	  0.03%
[12/05 00:46:11    104s] # metal3     39060.44 	  0.03%  	  0.00% 	  0.01%
[12/05 00:46:11    104s] # metal4     14765.52 	  0.00%  	  0.00% 	  0.00%
[12/05 00:46:11    104s] # metal5      2332.78 	  0.00%  	  0.00% 	  0.00%
[12/05 00:46:11    104s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 00:46:11    104s] #------------------------------------------------------------------------
[12/05 00:46:11    104s] # All      236457.83  	  0.03% 	  0.00% 	  0.00%
[12/05 00:46:11    104s] #Complete Track Assignment With Timing Driven.
[12/05 00:46:11    104s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:46:11    104s] #Total wire length = 242044 um.
[12/05 00:46:11    104s] #Total half perimeter of net bounding box = 231732 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal1 = 74753 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal2 = 105466 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal3 = 42032 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal4 = 17441 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal5 = 2350 um.
[12/05 00:46:11    104s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:46:11    104s] #Total number of vias = 9300
[12/05 00:46:11    104s] #Up-Via Summary (total 9300):
[12/05 00:46:11    104s] #           
[12/05 00:46:11    104s] #-----------------------
[12/05 00:46:11    104s] # metal1           5202
[12/05 00:46:11    104s] # metal2           3306
[12/05 00:46:11    104s] # metal3            726
[12/05 00:46:11    104s] # metal4             66
[12/05 00:46:11    104s] #-----------------------
[12/05 00:46:11    104s] #                  9300 
[12/05 00:46:11    104s] #
[12/05 00:46:11    104s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/05 00:46:11    104s] ### Time Record (Track Assignment) is uninstalled.
[12/05 00:46:11    104s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1845.39 (MB), peak = 1875.20 (MB)
[12/05 00:46:11    104s] #
[12/05 00:46:11    104s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/05 00:46:11    104s] #Cpu time = 00:00:13
[12/05 00:46:11    104s] #Elapsed time = 00:00:14
[12/05 00:46:11    104s] #Increased memory = 57.35 (MB)
[12/05 00:46:11    104s] #Total memory = 1844.34 (MB)
[12/05 00:46:11    104s] #Peak memory = 1875.20 (MB)
[12/05 00:46:11    104s] ### Time Record (Detail Routing) is installed.
[12/05 00:46:11    104s] #Start reading timing information from file .timing_file_66432.tif.gz ...
[12/05 00:46:11    104s] #Read in timing information for 88 ports, 1349 instances from timing file .timing_file_66432.tif.gz.
[12/05 00:46:11    104s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[12/05 00:46:11    105s] #
[12/05 00:46:11    105s] #Start Detail Routing..
[12/05 00:46:11    105s] #start initial detail routing ...
[12/05 00:46:11    105s] ### Design has 0 dirty nets, 2208 dirty-areas)
[12/05 00:46:12    106s] #   Improving pin accessing ...
[12/05 00:46:12    106s] #    elapsed time = 00:00:01, memory = 1891.45 (MB)
[12/05 00:46:14    107s] #   Improving pin accessing ...
[12/05 00:46:14    107s] #    elapsed time = 00:00:02, memory = 1915.04 (MB)
[12/05 00:46:15    108s] #    completing 30% with 1 violations
[12/05 00:46:15    108s] #    elapsed time = 00:00:03, memory = 1916.77 (MB)
[12/05 00:46:16    109s] #    completing 40% with 2 violations
[12/05 00:46:16    109s] #    elapsed time = 00:00:04, memory = 1915.05 (MB)
[12/05 00:46:16    110s] #    completing 50% with 2 violations
[12/05 00:46:16    110s] #    elapsed time = 00:00:05, memory = 1914.70 (MB)
[12/05 00:46:17    111s] #    completing 60% with 3 violations
[12/05 00:46:17    111s] #    elapsed time = 00:00:06, memory = 1916.12 (MB)
[12/05 00:46:18    111s] #    completing 70% with 3 violations
[12/05 00:46:18    111s] #    elapsed time = 00:00:07, memory = 1916.15 (MB)
[12/05 00:46:19    112s] #    completing 80% with 3 violations
[12/05 00:46:19    112s] #    elapsed time = 00:00:08, memory = 1916.26 (MB)
[12/05 00:46:20    113s] #    completing 90% with 2 violations
[12/05 00:46:20    113s] #    elapsed time = 00:00:09, memory = 1915.48 (MB)
[12/05 00:46:21    114s] #    completing 100% with 2 violations
[12/05 00:46:21    114s] #    elapsed time = 00:00:09, memory = 1915.89 (MB)
[12/05 00:46:21    114s] #   number of violations = 2
[12/05 00:46:21    114s] #
[12/05 00:46:21    114s] #    By Layer and Type :
[12/05 00:46:21    114s] #	         MetSpc    Short   Totals
[12/05 00:46:21    114s] #	metal1        0        0        0
[12/05 00:46:21    114s] #	metal2        1        1        2
[12/05 00:46:21    114s] #	Totals        1        1        2
[12/05 00:46:21    114s] #594 out of 1936 instances (30.7%) need to be verified(marked ipoed), dirty area = 5.9%.
[12/05 00:46:24    117s] #   number of violations = 2
[12/05 00:46:24    117s] #
[12/05 00:46:24    117s] #    By Layer and Type :
[12/05 00:46:24    117s] #	         MetSpc    Short   Totals
[12/05 00:46:24    117s] #	metal1        0        0        0
[12/05 00:46:24    117s] #	metal2        1        1        2
[12/05 00:46:24    117s] #	Totals        1        1        2
[12/05 00:46:24    117s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1853.59 (MB), peak = 1918.49 (MB)
[12/05 00:46:24    117s] #start 1st optimization iteration ...
[12/05 00:46:24    117s] #   number of violations = 0
[12/05 00:46:24    117s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.80 (MB), peak = 1918.49 (MB)
[12/05 00:46:24    117s] #Complete Detail Routing.
[12/05 00:46:24    117s] #Total number of nets with non-default rule or having extra spacing = 6
[12/05 00:46:24    117s] #Total wire length = 248837 um.
[12/05 00:46:24    117s] #Total half perimeter of net bounding box = 231732 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal1 = 81883 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal2 = 106109 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal3 = 38201 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal4 = 20263 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal5 = 2382 um.
[12/05 00:46:24    117s] #Total wire length on LAYER metal6 = 0 um.
[12/05 00:46:24    117s] #Total number of vias = 9379
[12/05 00:46:24    117s] #Up-Via Summary (total 9379):
[12/05 00:46:24    117s] #           
[12/05 00:46:24    117s] #-----------------------
[12/05 00:46:24    117s] # metal1           5195
[12/05 00:46:24    117s] # metal2           3164
[12/05 00:46:24    117s] # metal3            934
[12/05 00:46:24    117s] # metal4             86
[12/05 00:46:24    117s] #-----------------------
[12/05 00:46:24    117s] #                  9379 
[12/05 00:46:24    117s] #
[12/05 00:46:24    117s] #Total number of DRC violations = 0
[12/05 00:46:24    117s] ### Time Record (Detail Routing) is uninstalled.
[12/05 00:46:24    117s] #Cpu time = 00:00:13
[12/05 00:46:24    117s] #Elapsed time = 00:00:13
[12/05 00:46:24    117s] #Increased memory = 7.80 (MB)
[12/05 00:46:24    117s] #Total memory = 1852.14 (MB)
[12/05 00:46:24    117s] #Peak memory = 1918.49 (MB)
[12/05 00:46:24    117s] #detailRoute Statistics:
[12/05 00:46:24    117s] #Cpu time = 00:00:13
[12/05 00:46:24    117s] #Elapsed time = 00:00:13
[12/05 00:46:24    117s] #Increased memory = 7.80 (MB)
[12/05 00:46:24    117s] #Total memory = 1852.14 (MB)
[12/05 00:46:24    117s] #Peak memory = 1918.49 (MB)
[12/05 00:46:24    117s] ### global_detail_route design signature (37): route=1784655101 flt_obj=0 vio=1905142130 shield_wire=1
[12/05 00:46:24    117s] ### Time Record (DB Export) is installed.
[12/05 00:46:24    117s] ### export design design signature (38): route=1784655101 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=698224825 dirty_area=0 del_dirty_area=0 cell=1037369230 placement=653411985 pin_access=941283817 inst_pattern=1 halo=1754252718
[12/05 00:46:24    117s] ### Time Record (DB Export) is uninstalled.
[12/05 00:46:24    117s] ### Time Record (Post Callback) is installed.
[12/05 00:46:24    117s] ### Time Record (Post Callback) is uninstalled.
[12/05 00:46:24    117s] #
[12/05 00:46:24    117s] #globalDetailRoute statistics:
[12/05 00:46:24    117s] #Cpu time = 00:00:29
[12/05 00:46:24    117s] #Elapsed time = 00:00:30
[12/05 00:46:24    117s] #Increased memory = 113.48 (MB)
[12/05 00:46:24    117s] #Total memory = 1837.16 (MB)
[12/05 00:46:24    117s] #Peak memory = 1918.49 (MB)
[12/05 00:46:24    117s] #Number of warnings = 44
[12/05 00:46:24    117s] #Total number of warnings = 115
[12/05 00:46:24    117s] #Number of fails = 0
[12/05 00:46:24    117s] #Total number of fails = 0
[12/05 00:46:24    117s] #Complete globalDetailRoute on Thu Dec  5 00:46:24 2024
[12/05 00:46:24    117s] #
[12/05 00:46:24    117s] ### import design signature (39): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=941283817 inst_pattern=1 halo=0
[12/05 00:46:24    117s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 00:46:24    118s] 
[12/05 00:46:24    118s] TimeStamp Deleting Cell Server Begin ...
[12/05 00:46:24    118s] 
[12/05 00:46:24    118s] TimeStamp Deleting Cell Server End ...
[12/05 00:46:24    118s] #Default setup view is reset to av_func_mode_max.
[12/05 00:46:24    118s] #Default setup view is reset to av_func_mode_max.
[12/05 00:46:24    118s] #routeDesign: cpu time = 00:00:30, elapsed time = 00:00:31, memory = 1803.67 (MB), peak = 1918.49 (MB)
[12/05 00:46:24    118s] 
[12/05 00:46:24    118s] *** Summary of all messages that are not suppressed in this session:
[12/05 00:46:24    118s] Severity  ID               Count  Summary                                  
[12/05 00:46:24    118s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/05 00:46:24    118s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[12/05 00:46:24    118s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/05 00:46:24    118s] WARNING   TCLCMD-1403          1  '%s'                                     
[12/05 00:46:24    118s] *** Message Summary: 10 warning(s), 0 error(s)
[12/05 00:46:24    118s] 
[12/05 00:46:24    118s] ### Time Record (routeDesign) is uninstalled.
[12/05 00:46:24    118s] ### 
[12/05 00:46:24    118s] ###   Scalability Statistics
[12/05 00:46:24    118s] ### 
[12/05 00:46:24    118s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:46:24    118s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/05 00:46:24    118s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:46:24    118s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   Timing Data Generation        |        00:00:13|        00:00:14|             0.9|
[12/05 00:46:24    118s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/05 00:46:24    118s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/05 00:46:24    118s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/05 00:46:24    118s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[12/05 00:46:24    118s] ###   Entire Command                |        00:00:30|        00:00:31|             1.0|
[12/05 00:46:24    118s] ### --------------------------------+----------------+----------------+----------------+
[12/05 00:46:24    118s] ### 
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:46:30    118s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:46:36    118s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/05 00:46:36    118s] VERIFY_CONNECTIVITY use new engine.
[12/05 00:46:36    118s] 
[12/05 00:46:36    118s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 00:46:36    118s] Start Time: Thu Dec  5 00:46:36 2024
[12/05 00:46:36    118s] 
[12/05 00:46:36    118s] Design Name: CHIP
[12/05 00:46:36    118s] Database Units: 1000
[12/05 00:46:36    118s] Design Boundary: (0.0000, 0.0000) (3321.3400, 3318.6800)
[12/05 00:46:36    118s] Error Limit = 1000; Warning Limit = 50
[12/05 00:46:36    118s] Check all nets
[12/05 00:46:36    118s] **WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/05 00:46:37    119s] 
[12/05 00:46:37    119s] Begin Summary 
[12/05 00:46:37    119s]   Found no problems or warnings.
[12/05 00:46:37    119s] End Summary
[12/05 00:46:37    119s] 
[12/05 00:46:37    119s] End Time: Thu Dec  5 00:46:37 2024
[12/05 00:46:37    119s] Time Elapsed: 0:00:01.0
[12/05 00:46:37    119s] 
[12/05 00:46:37    119s] ******** End: VERIFY CONNECTIVITY ********
[12/05 00:46:37    119s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 00:46:37    119s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/05 00:46:37    119s] 
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:46:41    119s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:46:42    119s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 00:46:42    119s] <CMD> verify_drc
[12/05 00:46:42    119s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 00:46:42    119s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 00:46:42    119s]  *** Starting Verify DRC (MEM: 2668.5) ***
[12/05 00:46:42    119s] 
[12/05 00:46:42    119s]   VERIFY DRC ...... Starting Verification
[12/05 00:46:42    119s]   VERIFY DRC ...... Initializing
[12/05 00:46:42    119s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 00:46:42    119s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 00:46:42    119s]   VERIFY DRC ...... Using new threading
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3321.340 257.280} 13 of 169
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 00:46:42    119s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3321.340 514.560} 26 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3321.340 771.840} 39 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3321.340 1029.120} 52 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3321.340 1286.400} 65 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3321.340 1543.680} 78 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3321.340 1800.960} 91 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3321.340 2058.240} 104 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 00:46:43    119s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3321.340 2315.520} 117 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3321.340 2572.800} 130 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3321.340 2830.080} 143 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3321.340 3087.360} 156 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3318.680} 157 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3318.680} 158 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3318.680} 159 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3318.680} 160 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3318.680} 161 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3318.680} 162 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3318.680} 163 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3318.680} 164 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3318.680} 165 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3318.680} 166 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3318.680} 167 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3318.680} 168 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3321.340 3318.680} 169 of 169
[12/05 00:46:43    120s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/05 00:46:43    120s] 
[12/05 00:46:43    120s]   Verification Complete : 0 Viols.
[12/05 00:46:43    120s] 
[12/05 00:46:43    120s]  *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/05 00:46:43    120s] 
[12/05 00:46:43    120s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 00:47:06    121s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[12/05 00:47:38    123s] <CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled true -capFilterMode relOnly -coupling_c_th 3 -total_c_th 5 -relative_c_th 0.03 -lefTechFileMap layermap/lefdef.layermap.cmd
[12/05 00:47:57    123s] <CMD> setExtractRCMode -engine postRoute
[12/05 00:48:07    124s] <CMD> setExtractRCMode -effortLevel high
[12/05 00:48:20    124s] <CMD> setDelayCalMode -SIAware true
[12/05 00:48:52    126s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:48:52    126s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 00:48:52    126s] *** timeDesign #5 [begin] : totSession cpu/real = 0:02:06.5/0:11:54.9 (0.2), mem = 2668.5M
[12/05 00:48:52    126s]  Reset EOS DB
[12/05 00:48:52    126s] Ignoring AAE DB Resetting ...
[12/05 00:48:52    126s] Extraction called for design 'CHIP' of instances=1936 and nets=1338 using extraction engine 'postRoute' at effort level 'high' .
[12/05 00:48:52    126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:48:52    126s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:48:52    126s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 00:48:52    126s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[12/05 00:48:52    126s]  Min pitch recieved = 2240 
[12/05 00:48:53    126s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[12/05 00:48:53    126s] 
[12/05 00:48:53    126s] IQuantus Extraction engine initialization using 1 tech files:
[12/05 00:48:53    126s] 	RC/icecaps.tch at temperature 25C . 
[12/05 00:48:53    126s] 
[12/05 00:48:53    126s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 00:48:54    127s] Reading layer map file 'layermap/lefdef.layermap.cmd'.
[12/05 00:48:54    127s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[12/05 00:48:54    127s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[12/05 00:48:54    127s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[12/05 00:48:54    127s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[12/05 00:48:54    127s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[12/05 00:48:54    127s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[12/05 00:48:54    127s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[12/05 00:48:54    127s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[12/05 00:48:54    127s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[12/05 00:48:54    127s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[12/05 00:48:54    127s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[12/05 00:48:54    127s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, 'layermap/lefdef.layermap.cmd'.
[12/05 00:48:54    127s] Type 'man IMPEXT-1241' for more detail.
[12/05 00:48:54    127s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file 'layermap/lefdef.layermap.cmd'.
[12/05 00:48:54    127s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 00:48:54    127s] IQuantus Extraction engine initialized successfully.
[12/05 00:48:54    127s] 
[12/05 00:48:54    127s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_05-Dec-2024_00:48:52_66432_vvx5XW/extr.CHIP.extraction_options.log'.
[12/05 00:48:54    127s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 2703.816M)
[12/05 00:48:54    127s] QX tile count(x,y) : (34,34)
[12/05 00:48:54    127s] FE-QX grid count(x,y) :  (110,110)
[12/05 00:48:54    127s] Halo size : 11.094000 micron 
[12/05 00:48:54    127s] 
[12/05 00:48:54    127s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2703.840M)
[12/05 00:48:54    127s] Geometry processing of nets STARTED.................... DONE (NETS: 1247  Geometries: 39119  CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2779.730M)
[12/05 00:48:55    127s] 
[12/05 00:48:55    127s] Extraction of Geometries STARTED.
[12/05 00:48:55    127s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 00:48:58    131s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 00:48:58    131s] Extraction of Geometries DONE (NETS: 1247  CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 2857.320M)
[12/05 00:48:58    131s] 
[12/05 00:48:58    131s] Parasitic Network Creation STARTED
[12/05 00:48:58    131s] Creating parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d' for storing RC.
[12/05 00:48:58    131s] ....................
[12/05 00:48:58    131s] Number of Extracted Resistors     : 31447
[12/05 00:48:58    131s] Number of Extracted Ground Caps   : 32738
[12/05 00:48:58    131s] Number of Extracted Coupling Caps : 9276
[12/05 00:48:58    131s] Parasitic Network Creation DONE (Nets: 1247  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2865.328M)
[12/05 00:48:58    131s] 
[12/05 00:48:58    131s] IQuantus Extraction engine is being closed... 
[12/05 00:48:59    131s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2865.324M)
[12/05 00:48:59    131s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d' for reading (mem: 2865.324M)
[12/05 00:48:59    131s] processing rcdb (/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d) for hinst (top) of cell (CHIP);
[12/05 00:48:59    131s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d': 0 access done (mem: 2865.324M)
[12/05 00:48:59    131s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2865.324M)
[12/05 00:48:59    131s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:07.0  MEM: 2865.324M)
[12/05 00:48:59    131s] Starting delay calculation for Setup views
[12/05 00:48:59    131s] AAE DB initialization (MEM=2865.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/05 00:48:59    131s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 00:48:59    131s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 00:48:59    131s] #################################################################################
[12/05 00:48:59    131s] # Design Stage: PostRoute
[12/05 00:48:59    131s] # Design Name: CHIP
[12/05 00:48:59    131s] # Design Mode: 90nm
[12/05 00:48:59    131s] # Analysis Mode: MMMC OCV 
[12/05 00:48:59    131s] # Parasitics Mode: SPEF/RCDB 
[12/05 00:48:59    131s] # Signoff Settings: SI On 
[12/05 00:48:59    131s] #################################################################################
[12/05 00:48:59    131s] AAE_INFO: 1 threads acquired from CTE.
[12/05 00:48:59    131s] Setting infinite Tws ...
[12/05 00:48:59    131s] First Iteration Infinite Tw... 
[12/05 00:48:59    131s] Calculate early delays in OCV mode...
[12/05 00:48:59    131s] Calculate late delays in OCV mode...
[12/05 00:48:59    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 2865.3M, InitMEM = 2865.3M)
[12/05 00:48:59    131s] Start delay calculation (fullDC) (1 T). (MEM=2865.32)
[12/05 00:48:59    131s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
[12/05 00:48:59    131s] AAE_INFO: Cdb files are: 
[12/05 00:48:59    131s]  	CeltIC/u18_ss.cdb
[12/05 00:48:59    131s]  
[12/05 00:48:59    131s] Start AAE Lib Loading. (MEM=2876.93)
[12/05 00:48:59    132s] End AAE Lib Loading. (MEM=2915.09 CPU=0:00:00.3 Real=0:00:00.0)
[12/05 00:48:59    132s] End AAE Lib Interpolated Model. (MEM=2915.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:48:59    132s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d' for reading (mem: 2915.090M)
[12/05 00:48:59    132s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2915.1M)
[12/05 00:49:00    132s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:49:00    132s] Type 'man IMPESI-3086' for more detail.
[12/05 00:49:00    132s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 00:49:00    132s] Type 'man IMPESI-3086' for more detail.
[12/05 00:49:00    132s] Total number of fetched objects 1358
[12/05 00:49:00    132s] AAE_INFO-618: Total number of nets in the design is 1338,  100.0 percent of the nets selected for SI analysis
[12/05 00:49:00    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:49:00    132s] End delay calculation. (MEM=2900.61 CPU=0:00:00.4 REAL=0:00:01.0)
[12/05 00:49:00    132s] End delay calculation (fullDC). (MEM=2864 CPU=0:00:00.8 REAL=0:00:01.0)
[12/05 00:49:00    132s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2864.0M) ***
[12/05 00:49:00    132s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2864.0M)
[12/05 00:49:00    132s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 00:49:00    132s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2864.0M)
[12/05 00:49:00    132s] Starting SI iteration 2
[12/05 00:49:00    132s] Calculate early delays in OCV mode...
[12/05 00:49:00    132s] Calculate late delays in OCV mode...
[12/05 00:49:00    132s] Start delay calculation (fullDC) (1 T). (MEM=2768.11)
[12/05 00:49:00    132s] End AAE Lib Interpolated Model. (MEM=2768.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:49:00    132s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 00:49:00    132s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 00:49:00    132s] Total number of fetched objects 1358
[12/05 00:49:00    132s] AAE_INFO-618: Total number of nets in the design is 1338,  0.2 percent of the nets selected for SI analysis
[12/05 00:49:00    132s] End delay calculation. (MEM=2806.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:49:00    132s] End delay calculation (fullDC). (MEM=2806.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:49:00    132s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2806.3M) ***
[12/05 00:49:00    132s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:13 mem=2806.3M)
[12/05 00:49:00    132s] Effort level <high> specified for reg2reg path_group
[12/05 00:49:00    132s] All LLGs are deleted
[12/05 00:49:00    132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.043, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2770.3M
[12/05 00:49:00    132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2770.3M
[12/05 00:49:02    132s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.055  | 31.237  | 14.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:49:02    132s] Density: 0.616%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:49:02    133s] Total CPU time: 6.54 sec
[12/05 00:49:02    133s] Total Real time: 10.0 sec
[12/05 00:49:02    133s] Total Memory Usage: 2783.542969 Mbytes
[12/05 00:49:02    133s] Info: pop threads available for lower-level modules during optimization.
[12/05 00:49:02    133s] Reset AAE Options
[12/05 00:49:02    133s] *** timeDesign #5 [finish] : cpu/real = 0:00:06.5/0:00:09.8 (0.7), totSession cpu/real = 0:02:13.0/0:12:04.7 (0.2), mem = 2783.5M
[12/05 00:49:02    133s] 
[12/05 00:49:02    133s] =============================================================================================
[12/05 00:49:02    133s]  Final TAT Report for timeDesign #5                                             20.15-s105_1
[12/05 00:49:02    133s] =============================================================================================
[12/05 00:49:02    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:49:02    133s] ---------------------------------------------------------------------------------------------
[12/05 00:49:02    133s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:49:02    133s] [ ExtractRC              ]      1   0:00:06.7  (  68.4 % )     0:00:06.7 /  0:00:05.1    0.8
[12/05 00:49:02    133s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    0.9
[12/05 00:49:02    133s] [ FullDelayCalc          ]      1   0:00:01.1  (  11.3 % )     0:00:01.1 /  0:00:01.0    0.9
[12/05 00:49:02    133s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:01.9 /  0:00:00.3    0.1
[12/05 00:49:02    133s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 00:49:02    133s] [ DrvReport              ]      1   0:00:01.6  (  16.8 % )     0:00:01.6 /  0:00:00.0    0.0
[12/05 00:49:02    133s] [ GenerateReports        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/05 00:49:02    133s] [ MISC                   ]          0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 00:49:02    133s] ---------------------------------------------------------------------------------------------
[12/05 00:49:02    133s]  timeDesign #5 TOTAL                0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:06.5    0.7
[12/05 00:49:02    133s] ---------------------------------------------------------------------------------------------
[12/05 00:49:02    133s] 
[12/05 00:49:10    133s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 00:49:10    133s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 00:49:10    133s] *** timeDesign #6 [begin] : totSession cpu/real = 0:02:13.4/0:12:12.3 (0.2), mem = 2794.2M
[12/05 00:49:10    133s]  Reset EOS DB
[12/05 00:49:10    133s] Ignoring AAE DB Resetting ...
[12/05 00:49:10    133s] Closing parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d': 1247 access done (mem: 2794.152M)
[12/05 00:49:10    133s] Extraction called for design 'CHIP' of instances=1936 and nets=1338 using extraction engine 'postRoute' at effort level 'high' .
[12/05 00:49:10    133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/05 00:49:10    133s] Type 'man IMPEXT-3530' for more detail.
[12/05 00:49:10    133s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 00:49:10    133s] No changed net or region found. No need to perform incremental extraction.
[12/05 00:49:10    133s] Effort level <high> specified for reg2reg path_group
[12/05 00:49:10    133s] All LLGs are deleted
[12/05 00:49:10    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:2763.2M
[12/05 00:49:10    133s] Fast DP-INIT is on for default
[12/05 00:49:10    133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.041, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2763.2M
[12/05 00:49:10    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2763.2M
[12/05 00:49:10    133s] Starting delay calculation for Hold views
[12/05 00:49:10    133s] AAE_INFO: resetNetProps viewIdx 1 
[12/05 00:49:10    133s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 00:49:10    133s] #################################################################################
[12/05 00:49:10    133s] # Design Stage: PostRoute
[12/05 00:49:10    133s] # Design Name: CHIP
[12/05 00:49:10    133s] # Design Mode: 90nm
[12/05 00:49:10    133s] # Analysis Mode: MMMC OCV 
[12/05 00:49:10    133s] # Parasitics Mode: SPEF/RCDB 
[12/05 00:49:10    133s] # Signoff Settings: SI On 
[12/05 00:49:10    133s] #################################################################################
[12/05 00:49:10    133s] AAE_INFO: 1 threads acquired from CTE.
[12/05 00:49:10    133s] Setting infinite Tws ...
[12/05 00:49:10    133s] First Iteration Infinite Tw... 
[12/05 00:49:10    133s] Calculate late delays in OCV mode...
[12/05 00:49:10    133s] Calculate early delays in OCV mode...
[12/05 00:49:10    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 2761.2M, InitMEM = 2761.2M)
[12/05 00:49:10    133s] Start delay calculation (fullDC) (1 T). (MEM=2761.17)
[12/05 00:49:10    133s] End AAE Lib Interpolated Model. (MEM=2772.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:49:10    133s] Opening parasitic data file '/tmp/innovus_temp_66432_ee30_iclab018_9sNlxm/CHIP_66432_VIRbho.rcdb.d' for reading (mem: 2772.777M)
[12/05 00:49:10    133s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2789.5M)
[12/05 00:49:11    134s] Total number of fetched objects 1358
[12/05 00:49:11    134s] AAE_INFO-618: Total number of nets in the design is 1338,  100.0 percent of the nets selected for SI analysis
[12/05 00:49:11    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:49:11    134s] End delay calculation. (MEM=2805.21 CPU=0:00:00.4 REAL=0:00:01.0)
[12/05 00:49:11    134s] End delay calculation (fullDC). (MEM=2805.21 CPU=0:00:00.5 REAL=0:00:01.0)
[12/05 00:49:11    134s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2805.2M) ***
[12/05 00:49:11    134s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2805.2M)
[12/05 00:49:11    134s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 00:49:11    134s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2805.2M)
[12/05 00:49:11    134s] Starting SI iteration 2
[12/05 00:49:11    134s] Calculate late delays in OCV mode...
[12/05 00:49:11    134s] Calculate early delays in OCV mode...
[12/05 00:49:11    134s] Start delay calculation (fullDC) (1 T). (MEM=2768.32)
[12/05 00:49:11    134s] End AAE Lib Interpolated Model. (MEM=2768.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:49:11    134s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[12/05 00:49:11    134s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 1358. 
[12/05 00:49:11    134s] Total number of fetched objects 1358
[12/05 00:49:11    134s] AAE_INFO-618: Total number of nets in the design is 1338,  0.0 percent of the nets selected for SI analysis
[12/05 00:49:11    134s] End delay calculation. (MEM=2806.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:49:11    134s] End delay calculation (fullDC). (MEM=2806.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:49:11    134s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2806.5M) ***
[12/05 00:49:11    134s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:14 mem=2806.5M)
[12/05 00:49:11    134s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.607  |  0.607  | 19.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 00:49:11    134s] Density: 0.616%
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 00:49:11    134s] Total CPU time: 0.97 sec
[12/05 00:49:11    134s] Total Real time: 1.0 sec
[12/05 00:49:11    134s] Total Memory Usage: 2739.746094 Mbytes
[12/05 00:49:11    134s] Reset AAE Options
[12/05 00:49:11    134s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.0/0:00:01.4 (0.7), totSession cpu/real = 0:02:14.4/0:12:13.7 (0.2), mem = 2739.7M
[12/05 00:49:11    134s] 
[12/05 00:49:11    134s] =============================================================================================
[12/05 00:49:11    134s]  Final TAT Report for timeDesign #6                                             20.15-s105_1
[12/05 00:49:11    134s] =============================================================================================
[12/05 00:49:11    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 00:49:11    134s] ---------------------------------------------------------------------------------------------
[12/05 00:49:11    134s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 00:49:11    134s] [ ExtractRC              ]      1   0:00:00.4  (  30.8 % )     0:00:00.4 /  0:00:00.1    0.2
[12/05 00:49:11    134s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.6 /  0:00:00.7    1.0
[12/05 00:49:11    134s] [ FullDelayCalc          ]      1   0:00:00.6  (  45.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/05 00:49:11    134s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/05 00:49:11    134s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/05 00:49:11    134s] [ GenerateReports        ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:49:11    134s] [ MISC                   ]          0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 00:49:11    134s] ---------------------------------------------------------------------------------------------
[12/05 00:49:11    134s]  timeDesign #6 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.0    0.7
[12/05 00:49:11    134s] ---------------------------------------------------------------------------------------------
[12/05 00:49:11    134s] 
[12/05 00:49:35    135s] <CMD> saveDesign CHIP_postRoute.inn
[12/05 00:49:35    135s] The in-memory database contained RC information but was not saved. To save 
[12/05 00:49:35    135s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/05 00:49:35    135s] so it should only be saved when it is really desired.
[12/05 00:49:35    135s] #% Begin save design ... (date=12/05 00:49:35, mem=1872.9M)
[12/05 00:49:35    135s] % Begin Save ccopt configuration ... (date=12/05 00:49:35, mem=1872.9M)
[12/05 00:49:35    135s] % End Save ccopt configuration ... (date=12/05 00:49:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1872.9M, current mem=1872.9M)
[12/05 00:49:35    135s] % Begin Save netlist data ... (date=12/05 00:49:35, mem=1872.9M)
[12/05 00:49:35    135s] Writing Binary DB to CHIP_postRoute.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 00:49:35    135s] % End Save netlist data ... (date=12/05 00:49:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1872.9M, current mem=1872.9M)
[12/05 00:49:35    135s] Saving symbol-table file ...
[12/05 00:49:35    135s] Saving congestion map file CHIP_postRoute.inn.dat/CHIP.route.congmap.gz ...
[12/05 00:49:35    135s] % Begin Save AAE data ... (date=12/05 00:49:35, mem=1873.1M)
[12/05 00:49:35    135s] Saving AAE Data ...
[12/05 00:49:35    135s] % End Save AAE data ... (date=12/05 00:49:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.1M, current mem=1873.1M)
[12/05 00:49:35    135s] Saving preference file CHIP_postRoute.inn.dat/gui.pref.tcl ...
[12/05 00:49:35    135s] Saving mode setting ...
[12/05 00:49:35    135s] Saving global file ...
[12/05 00:49:36    135s] % Begin Save floorplan data ... (date=12/05 00:49:36, mem=1873.2M)
[12/05 00:49:36    135s] Saving floorplan file ...
[12/05 00:49:36    136s] % End Save floorplan data ... (date=12/05 00:49:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.2M, current mem=1873.2M)
[12/05 00:49:36    136s] Saving PG file CHIP_postRoute.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:49:36 2024)
[12/05 00:49:36    136s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2740.9M) ***
[12/05 00:49:36    136s] Saving Drc markers ...
[12/05 00:49:36    136s] ... 4 markers are saved ...
[12/05 00:49:36    136s] ... 0 geometry drc markers are saved ...
[12/05 00:49:36    136s] ... 0 antenna drc markers are saved ...
[12/05 00:49:36    136s] % Begin Save placement data ... (date=12/05 00:49:36, mem=1873.2M)
[12/05 00:49:36    136s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:49:36    136s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:49:36    136s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2743.9M) ***
[12/05 00:49:36    136s] % End Save placement data ... (date=12/05 00:49:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.2M, current mem=1873.2M)
[12/05 00:49:36    136s] % Begin Save routing data ... (date=12/05 00:49:36, mem=1873.2M)
[12/05 00:49:36    136s] Saving route file ...
[12/05 00:49:36    136s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2740.9M) ***
[12/05 00:49:36    136s] % End Save routing data ... (date=12/05 00:49:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.4M, current mem=1873.4M)
[12/05 00:49:36    136s] Saving property file CHIP_postRoute.inn.dat/CHIP.prop
[12/05 00:49:36    136s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2743.9M) ***
[12/05 00:49:37    136s] #Saving pin access data to file CHIP_postRoute.inn.dat/CHIP.apa ...
[12/05 00:49:37    136s] #
[12/05 00:49:37    136s] % Begin Save power constraints data ... (date=12/05 00:49:37, mem=1873.4M)
[12/05 00:49:37    136s] % End Save power constraints data ... (date=12/05 00:49:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.4M, current mem=1873.4M)
[12/05 00:49:37    136s] Generated self-contained design CHIP_postRoute.inn.dat
[12/05 00:49:37    136s] #% End save design ... (date=12/05 00:49:37, total cpu=0:00:00.7, real=0:00:02.0, peak res=1873.6M, current mem=1873.6M)
[12/05 00:49:37    136s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:49:37    136s] 
[12/05 00:49:51    137s] <CMD> zoomBox -1207.80500 56.76700 4964.72200 3159.73300
[12/05 00:49:52    137s] <CMD> zoomBox 860.86600 659.98100 4082.96400 2279.74900
[12/05 00:49:53    137s] <CMD> zoomBox 2845.04500 1234.09600 3303.36300 1464.49500
[12/05 00:49:53    137s] <CMD> zoomBox 3027.64100 1286.83500 3231.00000 1389.06500
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:00    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    137s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:01    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:02    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:03    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:04    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:05    138s] <CMD> uiSetTool ruler
[12/05 00:50:08    138s] <CMD> zoomBox 3019.46100 1277.08100 3258.70800 1397.35200
[12/05 00:50:10    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:11    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:12    138s] <CMD> uiSetTool ruler
[12/05 00:50:13    138s] <CMD> uiSetTool ruler
[12/05 00:50:13    138s] <CMD> uiSetTool ruler
[12/05 00:50:13    138s] <CMD> uiSetTool ruler
[12/05 00:50:13    138s] <CMD> uiSetTool ruler
[12/05 00:50:13    138s] <CMD> uiSetTool ruler
[12/05 00:50:33    139s] <CMD> fit
[12/05 00:50:47    140s] <CMD> getFillerMode -quiet
[12/05 00:50:58    141s] <CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER
[12/05 00:50:58    141s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/05 00:50:58    141s] Type 'man IMPSP-5217' for more detail.
[12/05 00:50:58    141s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2739.5M
[12/05 00:50:58    141s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2739.5M
[12/05 00:50:58    141s] z: 2, totalTracks: 1
[12/05 00:50:58    141s] z: 4, totalTracks: 1
[12/05 00:50:58    141s] z: 6, totalTracks: 1
[12/05 00:50:58    141s] #spOpts: hrOri=1 hrSnap=1 
[12/05 00:50:58    141s] All LLGs are deleted
[12/05 00:50:58    141s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2739.5M
[12/05 00:50:58    141s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2739.5M
[12/05 00:50:58    141s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2739.5M
[12/05 00:50:58    141s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2739.5M
[12/05 00:50:58    141s] Core basic site is core_5040
[12/05 00:50:58    141s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2739.5M
[12/05 00:50:58    141s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.017, MEM:2739.5M
[12/05 00:50:58    141s] SiteArray: non-trimmed site array dimensions = 563 x 4581
[12/05 00:50:58    141s] SiteArray: use 10,379,264 bytes
[12/05 00:50:58    141s] SiteArray: current memory after site array memory allocation 2739.5M
[12/05 00:50:58    141s] SiteArray: FP blocked sites are writable
[12/05 00:50:58    141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 00:50:58    141s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2739.5M
[12/05 00:50:59    141s] Process 62707 wires and vias for routing blockage and capacity analysis
[12/05 00:50:59    141s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.060, REAL:0.067, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.130, REAL:0.134, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.141, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2739.5M
[12/05 00:50:59    141s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2739.5MB).
[12/05 00:50:59    141s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.148, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2739.5M
[12/05 00:50:59    141s]   Signal wire search tree: 23067 elements. (cpu=0:00:00.0, mem=0.0M)
[12/05 00:50:59    141s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.004, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2739.5M
[12/05 00:50:59    141s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2739.5M
[12/05 00:50:59    141s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/05 00:50:59    142s] AddFiller main function time CPU:0.679, REAL:0.681
[12/05 00:50:59    142s] Filler instance commit time CPU:0.226, REAL:0.225
[12/05 00:50:59    142s] *INFO: Adding fillers to top-module.
[12/05 00:50:59    142s] *INFO:   Added 39611 filler insts (cell FILLER64 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 613 filler insts (cell FILLER32 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 318 filler insts (cell FILLER16 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 308 filler insts (cell FILLER8 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 1216 filler insts (cell FILLER4 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 609 filler insts (cell FILLER2 / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
[12/05 00:50:59    142s] *INFO:   Added 1107 filler insts (cell FILLER1 / prefix FILLER).
[12/05 00:50:59    142s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.690, REAL:0.682, MEM:2755.5M
[12/05 00:50:59    142s] *INFO: Total 43782 filler insts added - prefix FILLER (CPU: 0:00:00.9).
[12/05 00:50:59    142s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.700, REAL:0.682, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2755.5M
[12/05 00:50:59    142s] For 43782 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/05 00:50:59    142s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.018, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.710, REAL:0.701, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.710, REAL:0.701, MEM:2755.5M
[12/05 00:50:59    142s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/05 00:50:59    142s] *INFO: Second pass addFiller without DRC checking.
[12/05 00:50:59    142s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2755.5M
[12/05 00:50:59    142s] AddFiller init all instances time CPU:0.000, REAL:0.001
[12/05 00:50:59    142s] AddFiller main function time CPU:0.018, REAL:0.019
[12/05 00:50:59    142s] Filler instance commit time CPU:0.000, REAL:0.000
[12/05 00:50:59    142s] *INFO: Adding fillers to top-module.
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER64 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER32 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER16 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 1 filler inst  (cell FILLER8 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER4 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER2 / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER_incr).
[12/05 00:50:59    142s] *INFO:   Added 1 filler inst  (cell FILLER1 / prefix FILLER_incr).
[12/05 00:50:59    142s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.022, MEM:2755.5M
[12/05 00:50:59    142s] *INFO: Total 2 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[12/05 00:50:59    142s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.022, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2755.5M
[12/05 00:50:59    142s] For 2 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/05 00:50:59    142s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.023, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.023, MEM:2755.5M
[12/05 00:50:59    142s] Pre-route DRC Violation:	2
[12/05 00:50:59    142s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.020, REAL:0.024, MEM:2755.5M
[12/05 00:50:59    142s] All LLGs are deleted
[12/05 00:50:59    142s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2755.5M
[12/05 00:50:59    142s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.060, MEM:2745.5M
[12/05 00:50:59    142s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.950, REAL:0.943, MEM:2745.5M
[12/05 00:51:00    142s] <CMD> zoomBox -199.30100 347.98900 4260.35200 2589.88300
[12/05 00:51:01    142s] <CMD> zoomBox 223.46800 470.67600 4014.17300 2376.28600
[12/05 00:51:02    143s] <CMD> zoomBox 1606.89500 885.32400 3288.85400 1730.85500
[12/05 00:51:03    143s] <CMD> zoomBox 2220.72900 1069.30500 2967.02600 1444.47300
[12/05 00:51:03    143s] <CMD> zoomBox 2409.65300 1125.93000 2867.97500 1356.33100
[12/05 00:51:04    143s] <CMD> zoomBox 2451.24100 1140.85400 2840.81500 1336.69500
[12/05 00:51:06    143s] <CMD> fit
[12/05 00:51:27    144s] <CMD> uiSetTool select
[12/05 00:51:39    145s] <CMD> saveDesign CHIP.inn
[12/05 00:51:39    145s] The in-memory database contained RC information but was not saved. To save 
[12/05 00:51:39    145s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/05 00:51:39    145s] so it should only be saved when it is really desired.
[12/05 00:51:39    145s] #% Begin save design ... (date=12/05 00:51:39, mem=1900.5M)
[12/05 00:51:39    145s] % Begin Save ccopt configuration ... (date=12/05 00:51:39, mem=1900.5M)
[12/05 00:51:39    145s] % End Save ccopt configuration ... (date=12/05 00:51:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1900.7M, current mem=1900.7M)
[12/05 00:51:39    145s] % Begin Save netlist data ... (date=12/05 00:51:39, mem=1900.7M)
[12/05 00:51:39    145s] Writing Binary DB to CHIP.inn.dat/CHIP.v.bin in single-threaded mode...
[12/05 00:51:39    145s] % End Save netlist data ... (date=12/05 00:51:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1900.7M, current mem=1900.7M)
[12/05 00:51:39    145s] Saving symbol-table file ...
[12/05 00:51:39    145s] Saving congestion map file CHIP.inn.dat/CHIP.route.congmap.gz ...
[12/05 00:51:39    145s] % Begin Save AAE data ... (date=12/05 00:51:39, mem=1900.9M)
[12/05 00:51:39    145s] Saving AAE Data ...
[12/05 00:51:39    145s] % End Save AAE data ... (date=12/05 00:51:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1900.9M, current mem=1900.9M)
[12/05 00:51:40    145s] Saving preference file CHIP.inn.dat/gui.pref.tcl ...
[12/05 00:51:40    145s] Saving mode setting ...
[12/05 00:51:40    145s] Saving global file ...
[12/05 00:51:40    145s] % Begin Save floorplan data ... (date=12/05 00:51:40, mem=1901.0M)
[12/05 00:51:40    145s] Saving floorplan file ...
[12/05 00:51:40    145s] % End Save floorplan data ... (date=12/05 00:51:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1901.0M, current mem=1901.0M)
[12/05 00:51:40    145s] Saving PG file CHIP.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:51:40 2024)
[12/05 00:51:40    145s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2751.7M) ***
[12/05 00:51:40    145s] Saving Drc markers ...
[12/05 00:51:41    145s] ... 6 markers are saved ...
[12/05 00:51:41    145s] ... 0 geometry drc markers are saved ...
[12/05 00:51:41    145s] ... 0 antenna drc markers are saved ...
[12/05 00:51:41    145s] % Begin Save placement data ... (date=12/05 00:51:41, mem=1901.0M)
[12/05 00:51:41    145s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:51:41    145s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:51:41    145s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2754.7M) ***
[12/05 00:51:41    145s] % End Save placement data ... (date=12/05 00:51:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.0M, current mem=1901.0M)
[12/05 00:51:41    145s] % Begin Save routing data ... (date=12/05 00:51:41, mem=1901.0M)
[12/05 00:51:41    145s] Saving route file ...
[12/05 00:51:41    145s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2751.7M) ***
[12/05 00:51:41    145s] % End Save routing data ... (date=12/05 00:51:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.1M, current mem=1901.1M)
[12/05 00:51:41    145s] Saving property file CHIP.inn.dat/CHIP.prop
[12/05 00:51:41    145s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2754.7M) ***
[12/05 00:51:41    145s] #Saving pin access data to file CHIP.inn.dat/CHIP.apa ...
[12/05 00:51:41    146s] #
[12/05 00:51:41    146s] % Begin Save power constraints data ... (date=12/05 00:51:41, mem=1901.1M)
[12/05 00:51:41    146s] % End Save power constraints data ... (date=12/05 00:51:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.1M, current mem=1901.1M)
[12/05 00:51:42    146s] Generated self-contained design CHIP.inn.dat
[12/05 00:51:42    146s] #% End save design ... (date=12/05 00:51:42, total cpu=0:00:00.8, real=0:00:03.0, peak res=1901.5M, current mem=1901.5M)
[12/05 00:51:42    146s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:51:42    146s] 
[12/05 00:52:34    149s] <CMD> zoomBox -1030.00300 1102.86600 3429.65000 3344.76000
[12/05 00:52:35    149s] <CMD> zoomBox -197.57200 2226.20000 1781.19900 3220.94000
[12/05 00:52:35    149s] <CMD> zoomBox 173.10400 2728.60000 1051.09700 3169.97200
[12/05 00:52:36    149s] <CMD> zoomBox 331.83700 2910.25000 790.15700 3140.65000
[12/05 00:52:37    149s] <CMD> zoomBox 418.39700 2988.34700 657.64400 3108.61800
[12/05 00:52:38    149s] <CMD> zoomBox 460.96200 3031.05000 585.85200 3093.83300
[12/05 00:52:38    149s] <CMD> zoomBox 486.82100 3056.99300 542.23700 3084.85100
[12/05 00:52:39    149s] <CMD> zoomBox 498.75400 3068.20500 523.34500 3080.56700
[12/05 00:52:45    149s] <CMD> fit
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:52:47    150s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:53:09    151s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:53:11    151s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 00:53:11    151s] <CMD> verify_drc
[12/05 00:53:11    151s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 00:53:11    151s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 00:53:11    151s]  *** Starting Verify DRC (MEM: 2771.4) ***
[12/05 00:53:11    151s] 
[12/05 00:53:11    151s]   VERIFY DRC ...... Starting Verification
[12/05 00:53:11    151s]   VERIFY DRC ...... Initializing
[12/05 00:53:11    151s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 00:53:11    151s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 00:53:11    151s]   VERIFY DRC ...... Using new threading
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3321.340 257.280} 13 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3321.340 514.560} 26 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3321.340 771.840} 39 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3321.340 1029.120} 52 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3321.340 1286.400} 65 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3321.340 1543.680} 78 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3321.340 1800.960} 91 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 00:53:11    151s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3321.340 2058.240} 104 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3321.340 2315.520} 117 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3321.340 2572.800} 130 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3321.340 2830.080} 143 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 145 complete 1 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/05 00:53:11    152s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3321.340 3087.360} 156 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3318.680} 157 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3318.680} 158 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3318.680} 159 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3318.680} 160 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3318.680} 161 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3318.680} 162 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3318.680} 163 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3318.680} 164 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3318.680} 165 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3318.680} 166 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3318.680} 167 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3318.680} 168 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3321.340 3318.680} 169 of 169
[12/05 00:53:12    152s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/05 00:53:12    152s] 
[12/05 00:53:12    152s]   Verification Complete : 1 Viols.
[12/05 00:53:12    152s] 
[12/05 00:53:12    152s]  Violation Summary By Layer and Type:
[12/05 00:53:12    152s] 
[12/05 00:53:12    152s] 	          Short   Totals
[12/05 00:53:12    152s] 	metal1        1        1
[12/05 00:53:12    152s] 	Totals        1        1
[12/05 00:53:12    152s] 
[12/05 00:53:12    152s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/05 00:53:12    152s] 
[12/05 00:53:12    152s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 00:53:21    153s] <CMD> setLayerPreference violation -isVisible 1
[12/05 00:53:21    153s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:53:25    153s] <CMD> zoomBox 502.84 3075.94 510.84 3080.7
[12/05 00:53:28    153s] <CMD> setLayerPreference via -isVisible 0
[12/05 00:53:28    153s] <CMD> setLayerPreference metal2 -isVisible 0
[12/05 00:53:29    153s] <CMD> setLayerPreference via2 -isVisible 0
[12/05 00:53:30    153s] <CMD> setLayerPreference metal3 -isVisible 0
[12/05 00:53:30    153s] <CMD> setLayerPreference metal4 -isVisible 0
[12/05 00:53:31    153s] <CMD> selectWire 504.8400 3075.9300 508.8400 3174.7000 1 VCC
[12/05 00:53:33    153s] <CMD> deleteSelectedFromFPlan
[12/05 00:53:33    153s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:53:35    154s] <CMD> fit
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:53:37    154s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:53:38    154s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 00:53:38    154s] <CMD> verify_drc
[12/05 00:53:38    154s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 00:53:38    154s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 00:53:38    154s]  *** Starting Verify DRC (MEM: 2776.7) ***
[12/05 00:53:38    154s] 
[12/05 00:53:38    154s]   VERIFY DRC ...... Starting Verification
[12/05 00:53:38    154s]   VERIFY DRC ...... Initializing
[12/05 00:53:38    154s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 00:53:38    154s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 00:53:38    154s]   VERIFY DRC ...... Using new threading
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 00:53:38    154s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3321.340 257.280} 13 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3321.340 514.560} 26 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3321.340 771.840} 39 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3321.340 1029.120} 52 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3321.340 1286.400} 65 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3321.340 1543.680} 78 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3321.340 1800.960} 91 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 00:53:39    154s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3321.340 2058.240} 104 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3321.340 2315.520} 117 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3321.340 2572.800} 130 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3321.340 2830.080} 143 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3321.340 3087.360} 156 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3318.680} 157 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3318.680} 158 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3318.680} 159 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3318.680} 160 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3318.680} 161 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3318.680} 162 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3318.680} 163 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3318.680} 164 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3318.680} 165 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3318.680} 166 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3318.680} 167 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3318.680} 168 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3321.340 3318.680} 169 of 169
[12/05 00:53:39    155s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/05 00:53:39    155s] 
[12/05 00:53:39    155s]   Verification Complete : 0 Viols.
[12/05 00:53:39    155s] 
[12/05 00:53:39    155s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/05 00:53:39    155s] 
[12/05 00:53:39    155s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 00:53:40    155s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:53:42    155s] <CMD> setLayerPreference via -isVisible 1
[12/05 00:53:43    155s] <CMD> setLayerPreference via -isVisible 0
[12/05 00:53:49    156s] <CMD> zoomBox -585.23700 1604.29800 2636.86100 3224.06600
[12/05 00:53:50    156s] <CMD> zoomBox -59.19900 2303.23000 1622.75600 3148.75900
[12/05 00:53:50    156s] <CMD> zoomBox 251.80800 2738.51400 998.10100 3113.68000
[12/05 00:53:51    156s] <CMD> zoomBox 389.61100 2932.23800 720.74700 3098.70200
[12/05 00:53:51    156s] <CMD> zoomBox 475.50900 3048.53600 552.20800 3087.09300
[12/05 00:53:52    156s] <CMD> zoomBox 492.21700 3065.66900 526.24900 3082.77700
[12/05 00:53:54    156s] <CMD> selectMarker 504.0600 3073.2800 509.0200 3078.3200 -1 12 89
[12/05 00:53:55    156s] <CMD> deleteSelectedFromFPlan
[12/05 00:53:56    156s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:53:59    157s] <CMD> selectMarker 509.0200 3073.2800 509.6400 3078.3200 -1 12 89
[12/05 00:53:59    157s] <CMD> deleteSelectedFromFPlan
[12/05 00:54:00    157s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -quiet -area
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 00:54:02    157s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 00:54:04    157s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 00:54:04    157s] <CMD> verify_drc
[12/05 00:54:04    157s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 00:54:04    157s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 00:54:04    157s]  *** Starting Verify DRC (MEM: 2780.0) ***
[12/05 00:54:04    157s] 
[12/05 00:54:04    157s]   VERIFY DRC ...... Starting Verification
[12/05 00:54:04    157s]   VERIFY DRC ...... Initializing
[12/05 00:54:04    157s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 00:54:04    157s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 00:54:04    157s]   VERIFY DRC ...... Using new threading
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3321.340 257.280} 13 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3321.340 514.560} 26 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3321.340 771.840} 39 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3321.340 1029.120} 52 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3321.340 1286.400} 65 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3321.340 1543.680} 78 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 00:54:04    157s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3321.340 1800.960} 91 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3321.340 2058.240} 104 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3321.340 2315.520} 117 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/05 00:54:04    158s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3321.340 2572.800} 130 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3321.340 2830.080} 143 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3321.340 3087.360} 156 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3318.680} 157 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3318.680} 158 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3318.680} 159 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3318.680} 160 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3318.680} 161 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3318.680} 162 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3318.680} 163 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3318.680} 164 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3318.680} 165 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3318.680} 166 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3318.680} 167 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3318.680} 168 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3321.340 3318.680} 169 of 169
[12/05 00:54:05    158s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/05 00:54:05    158s] 
[12/05 00:54:05    158s]   Verification Complete : 0 Viols.
[12/05 00:54:05    158s] 
[12/05 00:54:05    158s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/05 00:54:05    158s] 
[12/05 00:54:05    158s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 00:54:05    158s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:54:06    158s] <CMD> setLayerPreference via -isVisible 1
[12/05 00:54:07    158s] <CMD> setLayerPreference metal2 -isVisible 1
[12/05 00:54:07    158s] <CMD> setLayerPreference via2 -isVisible 1
[12/05 00:54:08    158s] <CMD> setLayerPreference metal3 -isVisible 1
[12/05 00:54:09    158s] <CMD> setLayerPreference metal4 -isVisible 1
[12/05 00:54:10    158s] <CMD> fit
[12/05 00:54:18    159s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/05 00:54:18    159s] VERIFY_CONNECTIVITY use new engine.
[12/05 00:54:18    159s] 
[12/05 00:54:18    159s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 00:54:18    159s] Start Time: Thu Dec  5 00:54:18 2024
[12/05 00:54:18    159s] 
[12/05 00:54:18    159s] Design Name: CHIP
[12/05 00:54:18    159s] Database Units: 1000
[12/05 00:54:18    159s] Design Boundary: (0.0000, 0.0000) (3321.3400, 3318.6800)
[12/05 00:54:18    159s] Error Limit = 1000; Warning Limit = 50
[12/05 00:54:18    159s] Check all nets
[12/05 00:54:18    159s] **WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/05 00:54:18    159s] Net VCC: dangling Wire.
[12/05 00:54:19    159s] 
[12/05 00:54:19    159s] Begin Summary 
[12/05 00:54:19    159s]     1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/05 00:54:19    159s]     1 total info(s) created.
[12/05 00:54:19    159s] End Summary
[12/05 00:54:19    159s] 
[12/05 00:54:19    159s] End Time: Thu Dec  5 00:54:19 2024
[12/05 00:54:19    159s] Time Elapsed: 0:00:01.0
[12/05 00:54:19    159s] 
[12/05 00:54:19    159s] ******** End: VERIFY CONNECTIVITY ********
[12/05 00:54:19    159s]   Verification Complete : 1 Viols.  0 Wrngs.
[12/05 00:54:19    159s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[12/05 00:54:19    159s] 
[12/05 00:54:19    159s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:54:22    160s] <CMD> zoomBox -849.37700 1445.42200 2941.32700 3351.03100
[12/05 00:54:22    160s] <CMD> zoomBox -244.57200 2257.77300 1734.20100 3252.51400
[12/05 00:54:23    160s] <CMD> zoomBox 89.28700 2666.14000 1122.21900 3185.40100
[12/05 00:54:23    160s] <CMD> zoomBox 300.89600 2906.53500 759.21600 3136.93500
[12/05 00:54:24    160s] <CMD> zoomBox 374.27500 2975.76500 655.74100 3117.26000
[12/05 00:54:24    160s] <CMD> zoomBox 459.34700 3040.17600 565.50300 3093.54100
[12/05 00:54:26    160s] <CMD> selectWire 504.8400 238.9700 508.8400 3079.9300 2 VCC
[12/05 00:54:27    160s] <CMD> editTrim
[12/05 00:54:30    160s] <CMD> fit
[12/05 00:54:31    161s] <CMD> zoomBox -414.71100 1890.44400 2324.07200 3267.24700
[12/05 00:54:32    161s] <CMD> zoomBox 360.54600 2901.78900 818.86600 3132.18900
[12/05 00:54:32    161s] <CMD> zoomBox 456.15700 3024.77100 629.01400 3111.66700
[12/05 00:54:33    161s] <CMD> zoomBox 463.98300 3033.20600 610.91200 3107.06800
[12/05 00:54:33    161s] <CMD> zoomBox 480.78900 3050.73000 571.02300 3096.09100
[12/05 00:54:34    161s] <CMD> deselectAll
[12/05 00:54:39    161s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/05 00:54:39    161s] VERIFY_CONNECTIVITY use new engine.
[12/05 00:54:39    161s] 
[12/05 00:54:39    161s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 00:54:39    161s] Start Time: Thu Dec  5 00:54:39 2024
[12/05 00:54:39    161s] 
[12/05 00:54:39    161s] Design Name: CHIP
[12/05 00:54:39    161s] Database Units: 1000
[12/05 00:54:39    161s] Design Boundary: (0.0000, 0.0000) (3321.3400, 3318.6800)
[12/05 00:54:39    161s] Error Limit = 1000; Warning Limit = 50
[12/05 00:54:39    161s] Check all nets
[12/05 00:54:39    161s] **WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/05 00:54:39    161s] 
[12/05 00:54:39    161s] Begin Summary 
[12/05 00:54:39    161s]   Found no problems or warnings.
[12/05 00:54:39    161s] End Summary
[12/05 00:54:39    161s] 
[12/05 00:54:39    161s] End Time: Thu Dec  5 00:54:39 2024
[12/05 00:54:39    161s] Time Elapsed: 0:00:00.0
[12/05 00:54:39    161s] 
[12/05 00:54:39    161s] ******** End: VERIFY CONNECTIVITY ********
[12/05 00:54:39    161s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 00:54:39    161s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[12/05 00:54:39    161s] 
[12/05 00:54:40    161s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/05 00:54:44    161s] <CMD> fit
[12/05 00:54:48    162s] <CMD> saveDesign CHIP.inn
[12/05 00:54:48    162s] The in-memory database contained RC information but was not saved. To save 
[12/05 00:54:48    162s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/05 00:54:48    162s] so it should only be saved when it is really desired.
[12/05 00:54:48    162s] #% Begin save design ... (date=12/05 00:54:48, mem=1912.2M)
[12/05 00:54:49    162s] % Begin Save ccopt configuration ... (date=12/05 00:54:48, mem=1912.2M)
[12/05 00:54:49    162s] % End Save ccopt configuration ... (date=12/05 00:54:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.5M, current mem=1912.5M)
[12/05 00:54:49    162s] % Begin Save netlist data ... (date=12/05 00:54:49, mem=1912.5M)
[12/05 00:54:49    162s] Writing Binary DB to CHIP.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/05 00:54:49    162s] % End Save netlist data ... (date=12/05 00:54:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.5M, current mem=1912.5M)
[12/05 00:54:49    162s] Saving symbol-table file ...
[12/05 00:54:49    162s] Saving congestion map file CHIP.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/05 00:54:49    162s] % Begin Save AAE data ... (date=12/05 00:54:49, mem=1912.8M)
[12/05 00:54:49    162s] Saving AAE Data ...
[12/05 00:54:49    162s] % End Save AAE data ... (date=12/05 00:54:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.8M, current mem=1912.8M)
[12/05 00:54:49    162s] Saving preference file CHIP.inn.dat.tmp/gui.pref.tcl ...
[12/05 00:54:49    162s] Saving mode setting ...
[12/05 00:54:49    162s] Saving global file ...
[12/05 00:54:50    162s] % Begin Save floorplan data ... (date=12/05 00:54:50, mem=1913.1M)
[12/05 00:54:50    162s] Saving floorplan file ...
[12/05 00:54:50    162s] % End Save floorplan data ... (date=12/05 00:54:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1913.1M, current mem=1913.1M)
[12/05 00:54:50    162s] Saving PG file CHIP.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  5 00:54:50 2024)
[12/05 00:54:50    162s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2766.5M) ***
[12/05 00:54:50    162s] Saving Drc markers ...
[12/05 00:54:50    162s] ... 4 markers are saved ...
[12/05 00:54:50    162s] ... 0 geometry drc markers are saved ...
[12/05 00:54:50    162s] ... 0 antenna drc markers are saved ...
[12/05 00:54:50    162s] % Begin Save placement data ... (date=12/05 00:54:50, mem=1913.1M)
[12/05 00:54:50    162s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/05 00:54:50    162s] Save Adaptive View Pruning View Names to Binary file
[12/05 00:54:50    162s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2769.5M) ***
[12/05 00:54:50    162s] % End Save placement data ... (date=12/05 00:54:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1913.1M, current mem=1913.1M)
[12/05 00:54:50    162s] % Begin Save routing data ... (date=12/05 00:54:50, mem=1913.1M)
[12/05 00:54:50    162s] Saving route file ...
[12/05 00:54:50    162s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2766.5M) ***
[12/05 00:54:50    162s] % End Save routing data ... (date=12/05 00:54:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1913.2M, current mem=1913.2M)
[12/05 00:54:50    162s] Saving property file CHIP.inn.dat.tmp/CHIP.prop
[12/05 00:54:50    162s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2769.5M) ***
[12/05 00:54:51    162s] #Saving pin access data to file CHIP.inn.dat.tmp/CHIP.apa ...
[12/05 00:54:51    162s] #
[12/05 00:54:51    163s] % Begin Save power constraints data ... (date=12/05 00:54:51, mem=1913.3M)
[12/05 00:54:51    163s] % End Save power constraints data ... (date=12/05 00:54:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1913.3M, current mem=1913.3M)
[12/05 00:54:51    163s] Generated self-contained design CHIP.inn.dat.tmp
[12/05 00:54:51    163s] #% End save design ... (date=12/05 00:54:51, total cpu=0:00:00.8, real=0:00:03.0, peak res=1913.5M, current mem=1913.5M)
[12/05 00:54:51    163s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 00:54:51    163s] 
[12/05 00:55:05    164s] <CMD> all_hold_analysis_views 
[12/05 00:55:05    164s] <CMD> all_setup_analysis_views 
[12/05 00:55:11    164s] <CMD> write_sdf CHIP.sdf
[12/05 00:55:11    164s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/05 00:55:11    164s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 00:55:11    164s] AAE_INFO: resetNetProps viewIdx 1 
[12/05 00:55:11    164s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 00:55:11    164s] #################################################################################
[12/05 00:55:11    164s] # Design Stage: PostRoute
[12/05 00:55:11    164s] # Design Name: CHIP
[12/05 00:55:11    164s] # Design Mode: 90nm
[12/05 00:55:11    164s] # Analysis Mode: MMMC OCV 
[12/05 00:55:11    164s] # Parasitics Mode: SPEF/RCDB 
[12/05 00:55:11    164s] # Signoff Settings: SI On 
[12/05 00:55:11    164s] #################################################################################
[12/05 00:55:11    164s] AAE_INFO: 1 threads acquired from CTE.
[12/05 00:55:11    164s] Setting infinite Tws ...
[12/05 00:55:11    164s] First Iteration Infinite Tw... 
[12/05 00:55:11    164s] Calculate early delays in OCV mode...
[12/05 00:55:11    164s] Calculate late delays in OCV mode...
[12/05 00:55:11    164s] Calculate late delays in OCV mode...
[12/05 00:55:11    164s] Calculate early delays in OCV mode...
[12/05 00:55:11    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 2786.7M, InitMEM = 2786.7M)
[12/05 00:55:11    164s] Start delay calculation (fullDC) (1 T). (MEM=2786.7)
[12/05 00:55:11    164s] End AAE Lib Interpolated Model. (MEM=2798.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:55:11    165s] Total number of fetched objects 1358
[12/05 00:55:11    165s] AAE_INFO-618: Total number of nets in the design is 1338,  100.0 percent of the nets selected for SI analysis
[12/05 00:55:12    165s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[12/05 00:55:12    165s] End delay calculation. (MEM=2832.29 CPU=0:00:00.6 REAL=0:00:01.0)
[12/05 00:55:12    165s] End delay calculation (fullDC). (MEM=2832.29 CPU=0:00:00.6 REAL=0:00:01.0)
[12/05 00:55:12    165s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2832.3M) ***
[12/05 00:55:12    165s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2832.3M)
[12/05 00:55:12    165s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 00:55:12    165s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2832.3M)
[12/05 00:55:12    165s] Starting SI iteration 2
[12/05 00:55:12    165s] Calculate early delays in OCV mode...
[12/05 00:55:12    165s] Calculate late delays in OCV mode...
[12/05 00:55:12    165s] Calculate late delays in OCV mode...
[12/05 00:55:12    165s] Calculate early delays in OCV mode...
[12/05 00:55:12    165s] Start delay calculation (fullDC) (1 T). (MEM=2802.5)
[12/05 00:55:12    165s] End AAE Lib Interpolated Model. (MEM=2802.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 00:55:12    165s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 00:55:12    165s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 00:55:12    165s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[12/05 00:55:12    165s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 87. 
[12/05 00:55:12    165s] Total number of fetched objects 1358
[12/05 00:55:12    165s] AAE_INFO-618: Total number of nets in the design is 1338,  0.2 percent of the nets selected for SI analysis
[12/05 00:55:12    165s] End delay calculation. (MEM=2840.65 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:55:12    165s] End delay calculation (fullDC). (MEM=2840.65 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 00:55:12    165s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2840.7M) ***
[12/05 00:55:24    166s] <CMD> saveNetlist CHIP.v
[12/05 00:55:24    166s] Writing Netlist "CHIP.v" ...
[12/05 00:55:51    168s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec  5 00:55:51 2024
  Total CPU time:     0:03:07
  Total real time:    0:18:58
  Peak memory (main): 1966.26MB

[12/05 00:55:51    168s] 
[12/05 00:55:51    168s] *** Memory Usage v#1 (Current mem = 2822.645M, initial mem = 284.375M) ***
[12/05 00:55:51    168s] 
[12/05 00:55:51    168s] *** Summary of all messages that are not suppressed in this session:
[12/05 00:55:51    168s] Severity  ID               Count  Summary                                  
[12/05 00:55:51    168s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/05 00:55:51    168s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/05 00:55:51    168s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/05 00:55:51    168s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/05 00:55:51    168s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/05 00:55:51    168s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/05 00:55:51    168s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/05 00:55:51    168s] WARNING   IMPEXT-1241          1  No poly layer found in the layermap file...
[12/05 00:55:51    168s] WARNING   IMPEXT-1242          1  No cut layer found between poly layer an...
[12/05 00:55:51    168s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[12/05 00:55:51    168s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/05 00:55:51    168s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/05 00:55:51    168s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/05 00:55:51    168s] WARNING   IMPESI-3086         10  The cell '%s' does not have characterize...
[12/05 00:55:51    168s] WARNING   IMPVFC-97            3  IO pin %s of net %s has not been assigne...
[12/05 00:55:51    168s] WARNING   IMPPP-532           12  ViaGen Warning: The top layer and bottom...
[12/05 00:55:51    168s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/05 00:55:51    168s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/05 00:55:51    168s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/05 00:55:51    168s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/05 00:55:51    168s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. To...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/05 00:55:51    168s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/05 00:55:51    168s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/05 00:55:51    168s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/05 00:55:51    168s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[12/05 00:55:51    168s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/05 00:55:51    168s] WARNING   SDF-808              1  The software is currently operating in a...
[12/05 00:55:51    168s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/05 00:55:51    168s] WARNING   TCLCMD-1403          1  '%s'                                     
[12/05 00:55:51    168s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/05 00:55:51    168s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/05 00:55:51    168s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/05 00:55:51    168s] *** Message Summary: 1298 warning(s), 0 error(s)
[12/05 00:55:51    168s] 
[12/05 00:55:51    168s] --- Ending "Innovus" (totcpu=0:02:48, real=0:18:56, mem=2822.6M) ---
