#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:08:21 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Apr 14 10:10:19 2016
# Process ID: 29088
# Log file: /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/impl_1/siggen.vdi
# Journal file: /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source siggen.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_synth_1/B.dcp' for cell 'B'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_aux_synth_1/B_aux.dcp' for cell 'B_aux'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_synth_1/A.dcp' for cell 'A'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_aux_synth_1/A_aux.dcp' for cell 'A_aux'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_8_to_1_synth_1/fifo_8_to_1.dcp' for cell 'CW/CW/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_13bits_synth_1/mul_13bits.dcp' for cell 'CW/CW/bin2cw/uut/multiplier'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_32bit_synth_1/mul_32bit.dcp' for cell 'PRNG/multiplier'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_13_to_13_synth_1/fifo_13_to_13.dcp' for cell 'FIFO'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/div_synth_1/div.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/b_2bit_synth_1/b_2bit.dcp' for cell 'CW/b'
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xml
Loading io standards from /home/david/Xilinx/Vivado/2014.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_8_to_1/fifo_8_to_1/fifo_8_to_1.xdc] for cell 'CW/CW/fifo/U0'
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_8_to_1/fifo_8_to_1/fifo_8_to_1.xdc] for cell 'CW/CW/fifo/U0'
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_13_to_13/fifo_13_to_13/fifo_13_to_13.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_13_to_13/fifo_13_to_13/fifo_13_to_13.xdc] for cell 'FIFO/U0'
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc]
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_synth_1/B.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_aux_synth_1/B_aux.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_synth_1/A.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_aux_synth_1/A_aux.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_8_to_1_synth_1/fifo_8_to_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_13bits_synth_1/mul_13bits.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_32bit_synth_1/mul_32bit.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_13_to_13_synth_1/fifo_13_to_13.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/div_synth_1/div.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/b_2bit_synth_1/b_2bit.dcp'
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_8_to_1/fifo_8_to_1/fifo_8_to_1_clocks.xdc] for cell 'CW/CW/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_8_to_1/fifo_8_to_1/fifo_8_to_1_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.992 ; gain = 422.777
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/ip/fifo_8_to_1/fifo_8_to_1/fifo_8_to_1_clocks.xdc] for cell 'CW/CW/fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.992 ; gain = 736.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1228.016 ; gain = 5.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 40529 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1afa0d2ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1228.016 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 132 cells.
Phase 2 Constant Propagation | Checksum: 13c60250d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1228.016 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1303 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 372 unconnected cells.
Phase 3 Sweep | Checksum: b4341a26

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b4341a26

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.016 ; gain = 0.000
Implement Debug Cores | Checksum: 10922ef8d
Logic Optimization | Checksum: 10922ef8d

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 6 Total Ports: 44
Number of Flops added for Enable Generation: 11

Ending PowerOpt Patch Enables Task | Checksum: 174918864

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1291.027 ; gain = 0.000
Ending Power Optimization Task | Checksum: 174918864

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.027 ; gain = 63.012
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.027 ; gain = 68.031
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: bbe00b31

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1291.051 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1291.051 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1291.051 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1291.051 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1291.051 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1291.051 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 865c5cd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.055 ; gain = 56.004
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 865c5cd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.055 ; gain = 56.004

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.059 ; gain = 56.008
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'CW/err_valid_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/err_valid_reg[0] {LDCE}
	CW/err_valid_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'CW/FSM_onehot_next_state_reg[5]_i_2__0' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	CW/timer_sel_reg {LDCE}
	CW/shift_sel_reg {LDCE}
	CW/cnt_sel_reg {LDCE}
	CW/cw_rst_b_reg {LDCE}
	CW/cw_start_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/FSM_onehot_next_state_reg[6]_i_2__0' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/FSM_onehot_next_state_reg[1] {LDCE}
	CW/CW/bin2cw/FSM_onehot_next_state_reg[2] {LDCE}
	CW/CW/bin2cw/FSM_onehot_next_state_reg[3] {LDCE}
	CW/CW/bin2cw/FSM_onehot_next_state_reg[4] {LDCE}
	CW/CW/bin2cw/FSM_onehot_next_state_reg[5] {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/clr_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/clr_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/cw_rst_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/cw_rst_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/cw_sel_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/cw_sel_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/decodefd_done_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/decodefd_done_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/delta_rst_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/delta_rst_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/delta_sel_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/delta_sel_reg[1] {LDCE}
	CW/CW/bin2cw/delta_sel_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/i_rst_reg_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/i_rst_reg {LDCE}
	CW/CW/bin2cw/shift_sel_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/rdy_sel_reg_i_1' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/done_sel_reg {LDCE}
	CW/CW/bin2cw/n_sel_reg[0] {LDCE}
	CW/CW/bin2cw/n_sel_reg[1] {LDCE}
	CW/CW/bin2cw/rdy_sel_reg {LDCE}
	CW/CW/bin2cw/t_sel_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/read_one_reg_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/read_one_reg {LDCE}
	CW/CW/bin2cw/read_zero_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/readfifo_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/readfifo_reg {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/read0_jmp_sel_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/read0_jmp_sel_reg[0] {LDCE}
	CW/CW/bin2cw/read0_jmp_sel_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'CW/CW/bin2cw/read1_jmp_sel_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CW/CW/bin2cw/read1_jmp_sel_reg[0] {LDCE}
	CW/CW/bin2cw/read1_jmp_sel_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'hw_sel_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	hw_sel_reg {LDCE}
WARNING: [Place 30-568] A LUT 'cw_start_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cw_start_reg {LDCE}
WARNING: [Place 30-568] A LUT 'cnt3_sel_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	cnt3_sel_reg[1] {LDCE}
	cnt3_sel_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'offset_sel_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	offset_sel_reg {LDCE}
WARNING: [Place 30-568] A LUT 'n_0_31487_BUFG_inst_i_1' is driving clock pin of 70 registers. This could lead to large hold time violations. First few involved registers are:
	cnt2_sel_reg[1] {LDCE}
	cnt2_sel_reg[0] {LDCE}
	cnt1_sel_reg {LDCE}
	add_sel_reg__0 {LDCE}
	FSM_onehot_next_state_reg[7] {LDCE}
WARNING: [Place 30-568] A LUT 'mem_sel_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	mem_sel_reg[1] {LDCE}
	mem_sel_reg[0] {LDCE}

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1369.457 ; gain = 78.406

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1369.457 ; gain = 78.406

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 06be21ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1369.457 ; gain = 78.406
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d1a7e84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1369.457 ; gain = 78.406

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1310ad357

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1426.781 ; gain = 135.730

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 172c1c381

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 1426.785 ; gain = 135.734

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 156c578ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.785 ; gain = 135.734
Phase 2.1.6.1 Place Init Design | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734
Phase 2.1.6 Build Placer Netlist Model | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734
Phase 2.1 Placer Initialization Core | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734
Phase 2 Placer Initialization | Checksum: 10aee5205

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1426.785 ; gain = 135.734

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 169a7f84f

Time (s): cpu = 00:03:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1520.594 ; gain = 229.543

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 169a7f84f

Time (s): cpu = 00:03:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1520.594 ; gain = 229.543

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e35deb66

Time (s): cpu = 00:04:18 ; elapsed = 00:01:32 . Memory (MB): peak = 1520.594 ; gain = 229.543

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ccaa9cf9

Time (s): cpu = 00:04:19 ; elapsed = 00:01:32 . Memory (MB): peak = 1520.594 ; gain = 229.543

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: f01e6e2a

Time (s): cpu = 00:04:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1520.594 ; gain = 229.543

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 13a16fcef

Time (s): cpu = 00:04:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1520.594 ; gain = 229.543
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 240fda0e3

Time (s): cpu = 00:04:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1565.754 ; gain = 274.703

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 240fda0e3

Time (s): cpu = 00:05:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1569.754 ; gain = 278.703
Phase 4 Detail Placement | Checksum: 240fda0e3

Time (s): cpu = 00:05:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1569.754 ; gain = 278.703

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1dab131f6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1569.754 ; gain = 278.703

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2036cfa20

Time (s): cpu = 00:05:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1595.598 ; gain = 304.547
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2036cfa20

Time (s): cpu = 00:05:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1595.598 ; gain = 304.547
Phase 5.2 Post Placement Optimization | Checksum: 2036cfa20

Time (s): cpu = 00:05:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.598 ; gain = 304.547

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2036cfa20

Time (s): cpu = 00:05:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.598 ; gain = 304.547

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2036cfa20

Time (s): cpu = 00:05:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.598 ; gain = 304.547
Phase 5.4 Placer Reporting | Checksum: 2036cfa20

Time (s): cpu = 00:05:38 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.598 ; gain = 304.547

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 20b59b06b

Time (s): cpu = 00:05:38 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.598 ; gain = 304.547
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 20b59b06b

Time (s): cpu = 00:05:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1595.598 ; gain = 304.547
Ending Placer Task | Checksum: 18b3adf94

Time (s): cpu = 00:05:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1595.598 ; gain = 304.547
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:41 ; elapsed = 00:02:21 . Memory (MB): peak = 1595.598 ; gain = 304.566
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1595.602 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1595.602 ; gain = 0.004
report_utilization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1595.602 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 70d45004

Time (s): cpu = 00:01:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1742.316 ; gain = 146.695

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 70d45004

Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1742.316 ; gain = 146.695
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 13be1847e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:42 . Memory (MB): peak = 1842.766 ; gain = 247.145
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.771  | TNS=0      | WHS=-0.227 | THS=-2.02e+03|

Phase 2 Router Initialization | Checksum: 13be1847e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:50 . Memory (MB): peak = 1842.766 ; gain = 247.145

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16e529d21

Time (s): cpu = 00:03:42 ; elapsed = 00:02:06 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14535
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f6aa93e7

Time (s): cpu = 00:04:54 ; elapsed = 00:02:37 . Memory (MB): peak = 2163.180 ; gain = 567.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.168  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 114dd2f83

Time (s): cpu = 00:04:55 ; elapsed = 00:02:38 . Memory (MB): peak = 2163.180 ; gain = 567.559
Phase 4 Rip-up And Reroute | Checksum: 114dd2f83

Time (s): cpu = 00:04:55 ; elapsed = 00:02:38 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 114dd2f83

Time (s): cpu = 00:05:03 ; elapsed = 00:02:40 . Memory (MB): peak = 2163.180 ; gain = 567.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.18   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 114dd2f83

Time (s): cpu = 00:05:03 ; elapsed = 00:02:40 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 114dd2f83

Time (s): cpu = 00:05:03 ; elapsed = 00:02:40 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 114dd2f83

Time (s): cpu = 00:05:16 ; elapsed = 00:02:44 . Memory (MB): peak = 2163.180 ; gain = 567.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.18   | TNS=0      | WHS=0.044  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 114dd2f83

Time (s): cpu = 00:05:16 ; elapsed = 00:02:44 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.60736 %
  Global Horizontal Routing Utilization  = 3.16746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 114dd2f83

Time (s): cpu = 00:05:17 ; elapsed = 00:02:44 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 114dd2f83

Time (s): cpu = 00:05:17 ; elapsed = 00:02:44 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c12980e7

Time (s): cpu = 00:05:21 ; elapsed = 00:02:48 . Memory (MB): peak = 2163.180 ; gain = 567.559

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.18   | TNS=0      | WHS=0.044  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c12980e7

Time (s): cpu = 00:05:21 ; elapsed = 00:02:48 . Memory (MB): peak = 2163.180 ; gain = 567.559
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1c12980e7

Time (s): cpu = 00:05:21 ; elapsed = 00:02:48 . Memory (MB): peak = 2163.180 ; gain = 567.559

Routing Is Done.

Time (s): cpu = 00:05:21 ; elapsed = 00:02:48 . Memory (MB): peak = 2163.180 ; gain = 567.559
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:30 ; elapsed = 00:02:54 . Memory (MB): peak = 2163.180 ; gain = 567.578
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.180 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.180 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/impl_1/siggen_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2163.180 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2163.180 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2163.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 10:17:35 2016...
