###################################
#     Placement Block design      #
#     SUNEDU-Le Thanh Tuan        #
###################################
### Load design setting
set step "placement"
placement
set previous_step "powerplan"
powerplan
### Note: check and update variable in for ./rm_setup/design_info_setup.tcl for your block
source ./rm_setup/design_info_setup.tcl 
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/design_info_setup.tcl

source ./rm_setup/setup.tcl
Warning: Application option 'abstract.allow_all_level_abstract' will be made block-scoped in the upcoming 2019.12 release. (ABS-549)
Synopsys CES ICCII/FC Workshop
The following aliases are available:
 _activate_scenarios           set_scenario_status -active true
 _all_active_scenarios         get_scenarios -filter "active==true"
 _create_boundary              set_attribute [current_design] boundary 
 _full_lib_report              report_lib_cells -columns {name area dont_touch valid_purposes} -objects  [get_lib_cells]
 a                             source -echo scripts/common_settings.tcl
 h                             history
 l                             list_blocks
 o                             open_block
 rq                            report_qor -summary -include {setup hold electrical_drc design_stats}
ces: Synopsys CES ICCII/FC Workshop - useful procedures
 _foreach_active_scenario # iterate through all active scenarios and apply <args>
 _foreach_scenario    # iterate through all scenarios and apply <args>
 _set_active_scenarios # specifies the active scenarios (all others become inactive)
 aa                   # always ask - Searches Synopsys help for both commands and application options/variables
 ces_help             # print list of CES useful aliases and procedures
 gui                  # Start or stop the GUI
 view                 # Display output of any command in a separate Tk window.
 vman                 # If GUI has been started, show man page using GUI, else using view

RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/setup.tcl

### Copy nlib:
set NLIB "nlib/$DESIGN_LIBRARY"
nlib/bslice_placement.nlib
if {[file exist $NLIB]} {sh rm -rf $NLIB}
if {[file exist nlib/$Previous_nlib]} {sh cp -rf  nlib/$Previous_nlib $NLIB} else {echo "Previous design does not exist, please check again"}
### Open design
open_lib $NLIB
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/nlib/bslice_placement.nlib' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_1p9m_tech.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_lvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_hvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_rvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_sram_lp.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_iodrivers.ndm' (FILE-007)
{bslice_placement.nlib}
open_block $DESIGN_NAME
Information: User units loaded from library 'saed32_lvt|saed32_lvt_std' (LNK-040)
Information: Abstract view of design bslice is read-only. No merge needed. (ABS-280)
Opening block 'bslice_placement.nlib:bslice.design' in edit mode
{bslice_placement.nlib:bslice.design}
link_block
Using libraries: bslice_placement.nlib saed32_1p9m_tech saed32_lvt saed32_hvt saed32_rvt saed32_sram_lp saed32_iodrivers
Visiting block bslice_placement.nlib:bslice.design
Design 'bslice' was successfully linked.
1
#################################
## MCMM Setup
##################################
source ./rm_setup/icc2_pnr_setup.tcl
RM-info : Running script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

set HORIZONTAL_ROUTING_LAYER_LIST "M1 M3 M5 M7 M9"
set VERTICAL_ROUTING_LAYER_LIST   "M2 M4 M6 M8"
set MIN_ROUTING_LAYER	  	  "M1"
set MAX_ROUTING_LAYER 		  "M8"
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_common_setup.tcl

RM-info: Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

source -echo scripts/mmmc/create_mcmm.tcl
#################################################################
## Create mmmc
## SUNEDU - Le Thanh Tuan
#################################################################
if {![file exist Data_In]} {
 if {[file exist ../../lab1_partition/Data_In]} {
     sh ln -sf ../../lab1_partition/Data_In .
 } else { echo " No Data_In folder found, please check again and link Data_into current folder"}
}
set CmaxTLU_file "Data_In/tech/saed32nm_1p9m_Cmax.lv.tluplus"
set CminTLU_file "Data_In/tech/saed32nm_1p9m_Cmin.lv.tluplus"
set tlu_map_file "Data_In/tech/saed32nm_tf_itf_tluplus.map"
set  sdc_path "Data_In/Constraint/$DESIGN_NAME"
## remove all scenarios mode,corners before create the new one
remove_scenarios -all
remove_modes -all
remove_corners -all
### create modes
create_mode func
create_mode test
### create corners
create_corner ss_Cmax_125c
create_corner ss_Cmax_m40c
### Read parasitic tech for each parasitic corner (Cmax and Cmin)
read_parasitic_tech -tlup $CmaxTLU_file -layermap $tlu_map_file -name Cmax
read_parasitic_tech -tlup $CminTLU_file -layermap $tlu_map_file -name Cmin
### set parameters for each corner:
current_corner ss_Cmax_125c
set_parasitic_parameters -early_spec Cmax   -late_spec Cmax -early_temperature 125 -late_temperature 125
set_temperature 125
set_process_number 0.99
set_process_label slow
source Data_In/Constraint/$DESIGN_NAME/corner_ss_125c.tcl
current_corner ss_Cmax_m40c
set_parasitic_parameters -early_spec Cmax   -late_spec Cmax -early_temperature -40 -late_temperature -40
set_temperature -40
set_process_number 0.99
source Data_In/Constraint/$DESIGN_NAME/corner_ss_m40c.tcl
### Create scenarios
#
# scenario ss_Cmax_125c_func ######################################################
create_scenario -name ss_Cmax_125c_func  -mode func -corner ss_Cmax_125c
Created scenario ss_Cmax_125c_func for mode func and corner ss_Cmax_125c
All analysis types are activated.
### set scenario options
set_scenario_status ss_Cmax_125c_func -active true -setup true -hold false
Scenario ss_Cmax_125c_func (mode func corner ss_Cmax_125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
current_scenario ss_Cmax_125c_func
### source sdc files
source Data_In/Constraint/$DESIGN_NAME/mode_func.tcl
Information: Timer using 8 threads
source Data_In/Constraint/$DESIGN_NAME/scenario_func.ss_125c.tcl
### set timing derate and set load for ports
set_timing_derate -early 0.95 -cell_delay -net_delay
set_driving_cell -lib_cell NBUFFX8_HVT [all_inputs ]
set_load 0.01 [all_outputs ]
## scenario ss_Cmax_m40c_func  ####################################################
create_scenario -name ss_Cmax_m40c_func  -mode func -corner ss_Cmax_m40c
Created scenario ss_Cmax_m40c_func for mode func and corner ss_Cmax_m40c
All analysis types are activated.
### set scenario options 
set_scenario_status ss_Cmax_m40c_func -active true -setup true -hold false
Scenario ss_Cmax_m40c_func (mode func corner ss_Cmax_m40c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
current_scenario ss_Cmax_m40c_func
### source sdc files
source Data_In/Constraint/$DESIGN_NAME/mode_func.tcl
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 35 (UIC-034)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 36 (UIC-034)
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 37 (UIC-034)
Warning: Redefining clock 'SYS_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 39 (UIC-034)
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 40 (UIC-034)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 41 (UIC-034)
Warning: Redefining clock 'SD_DDR_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 42; /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/scenario_func.ss_125c.tcl, line 20 (UIC-034)
Warning: Redefining clock 'SD_DDR_CLKn'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 43; /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/scenario_func.ss_125c.tcl, line 22 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 49 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 54 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 59 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 64 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 69 (UIC-034)
Warning: Redefining clock 'virtual1__no_clock_'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 73 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.9_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 78 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 97 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 102 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 107 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 112 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 117 (UIC-034)
Warning: Redefining clock 'virtual2__no_clock_'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 121 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.10_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 126 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 145 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 150 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 155 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 160 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.7_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 165 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 170 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 189 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 194 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 199 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 204 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.8_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 209 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 214 (UIC-034)
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
source Data_In/Constraint/$DESIGN_NAME/scenario_func.ss_m40c.tcl
#### set timing derate and set load for ports
set_driving_cell -lib_cell NBUFFX8_HVT [all_inputs ]
set_load 0.01 [all_outputs ]
set_timing_derate -early 0.95 -cell_delay -net_delay
## scenario ss_Cmax_m40c_test ######################################################
create_scenario -name ss_Cmax_m40c_test  -mode test -corner ss_Cmax_m40c
Created scenario ss_Cmax_m40c_test for mode test and corner ss_Cmax_m40c
All analysis types are activated.
### set scenario options
set_scenario_status ss_Cmax_m40c_test -active true -setup true -hold false -dynamic_power false
Scenario ss_Cmax_m40c_test (mode test corner ss_Cmax_m40c) is active for setup/leakage_power/max_transition/max_capacitance/min_capacitance analysis.
current_scenario ss_Cmax_m40c_test
### source sdc files
source Data_In/Constraint/$DESIGN_NAME/mode_test.tcl
source Data_In/Constraint/$DESIGN_NAME/scenario_test.ss_m40c.tcl
### set timing derate and set load for ports
set_driving_cell -lib_cell NBUFFX8_HVT [all_inputs ]
set_load 0.01 [all_outputs ]
set_timing_derate -early 0.95 -cell_delay -net_delay
1
report_pvt
Information: Corner ss_Cmax_m40c: no PVT mismatches. (PVT-032)
Information: Corner ss_Cmax_125c: no PVT mismatches. (PVT-032)
****************************************
Report : pvt
Design : bslice
Version: S-2021.06-SP5-1
Date   : Thu Jan  4 17:14:31 2024
****************************************

--------------------------------------------------------------------------------
Information: Corner ss_Cmax_125c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner ss_Cmax_m40c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



1
##
set_lib_cell_purpose -include optimization [get_lib_cells $TIE_LIB_CELL_PATTERN_LIST]
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEH_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEL_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEH_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEL_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEH_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEL_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
1
set_dont_touch [get_lib_cells $TIE_LIB_CELL_PATTERN_LIST] false
1
#      Limit the fanout of each tie cell to 8
set_app_options -name opt.tie_cell.max_fanout -value 8
opt.tie_cell.max_fanout 8
##
set_app_options -name place.coarse.enhanced_auto_density_control -value true
place.coarse.enhanced_auto_density_control true
set_app_options -name opt.dft.optimize_scan_chain -value false
opt.dft.optimize_scan_chain false
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
set_app_options -name place.legalize.enable_advanced_legalizer -value true
place.legalize.enable_advanced_legalizer true
set_app_options -name opt.common.enable_rde -value true
opt.common.enable_rde true
##
check_mv_design
****************************************
Report : check_mv_design
Design : bslice
Version: S-2021.06-SP5-1
Date   : Thu Jan  4 17:14:32 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R34_C41_1196/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R33_C41_1195/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R32_C41_1194/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R31_C41_1193/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R30_C41_1192/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R29_C41_1191/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R28_C41_1190/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R27_C41_1189/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R26_C41_1188/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R25_C41_1187/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R24_C41_1186/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R23_C41_1185/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R22_C41_1184/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R21_C41_1183/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R20_C41_1182/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R19_C41_1181/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R18_C41_1180/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R0_C41_1179/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R34_C40_1178/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Warning: Driver pin 'shutdown' [supply net 'VDD_LOW_SW', power state 'SNPS_INT_OFF'] is less always-on than the load pin 'headerfooter_snps_PD_BSLICE__sw0_snps_HEAD2X16_HVT_R33_C40_1177/SLEEP' [supply net 'VDD_LOW', power state 'SNPS_INT_ON']. (MV-013)
Information: Message 'MV-013' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 1197 MV-013 violations. (MV-080)

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5358_160112/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5887_160113/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5753_160114/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5467_160115/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5240_160116/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_6073_160117/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4532_160118/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4389_160119/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4856_160120/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4709_160121/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5056_160122/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4252_160123/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_2911_160124/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_3104_160125/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_3227_160126/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_100_160127/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_561_160128/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_752_160129/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_875_160130/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_1298_160131/VDDG'. (MV-009)
Information: Message 'MV-009' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 22 MV-009 violations. (MV-080)

---------- Signal pin rule ----------
Error: Power related supply net(s) of signal pin 'HFSBUF_5358_160112/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5358_160112/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5887_160113/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5887_160113/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5753_160114/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5753_160114/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5467_160115/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5467_160115/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5240_160116/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_5240_160116/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_6073_160117/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_6073_160117/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4532_160118/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4532_160118/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4389_160119/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4389_160119/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4856_160120/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4856_160120/Y' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4709_160121/A' cannot be determined. (MV-050)
Error: Power related supply net(s) of signal pin 'HFSBUF_4709_160121/Y' cannot be determined. (MV-050)
Information: Message 'MV-050' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 44 MV-050 violations. (MV-080)

---------- Summary ----------
Information: Total 66 error(s) and 1197 warning(s) from check_mv_design. (MV-082)
0
## place ISO cell first
set ISO_cell [get_cells -p -o [ get_net -p -o [get_ports *]] -f "ref_name=~ISO*"]
{{snps_PD_BSLICE__iso0_snps_result[511]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[510]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[509]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[508]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[507]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[506]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[505]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[504]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[503]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[502]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[501]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[500]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[499]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[498]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[497]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[496]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[495]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[494]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[493]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[492]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[491]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[490]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[489]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[488]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[487]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[486]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[485]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[484]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[483]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[482]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[481]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[480]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[479]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[478]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[477]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[476]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[475]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[474]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[473]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[472]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[471]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[470]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[469]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[468]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[467]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[466]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[465]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[464]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[463]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[462]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[461]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[460]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[459]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[458]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[457]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[456]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[455]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[454]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[453]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[452]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[451]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[450]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[449]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[448]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[447]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[446]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[445]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[444]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[443]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[442]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[441]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[440]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[439]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[438]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[437]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[436]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[435]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[434]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[433]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[432]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[431]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[430]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[429]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[428]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[427]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[426]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[425]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[424]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[423]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[422]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[421]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[420]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[419]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[418]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[417]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[416]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[415]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[414]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[413]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[412]_UPF_ISO} ...}
set port_ISO [get_port -o [get_net -o [get_cells -p -o [ get_net -p -o [get_ports *]] -f "ref_name=~ISO*"] ]]
{{result[511]} VDD_LOW VSS {result[510]} {result[509]} {result[508]} {result[507]} {result[506]} {result[505]} {result[504]} {result[503]} {result[502]} {result[501]} {result[500]} {result[499]} {result[498]} {result[497]} {result[496]} {result[495]} {result[494]} {result[493]} {result[492]} {result[491]} {result[490]} {result[489]} {result[488]} {result[487]} {result[486]} {result[485]} {result[484]} {result[483]} {result[482]} {result[481]} {result[480]} {result[479]} {result[478]} {result[477]} {result[476]} {result[475]} {result[474]} {result[473]} {result[472]} {result[471]} {result[470]} {result[469]} {result[468]} {result[467]} {result[466]} {result[465]} {result[464]} {result[463]} {result[462]} {result[461]} {result[460]} {result[459]} {result[458]} {result[457]} {result[456]} {result[455]} {result[454]} {result[453]} {result[452]} {result[451]} {result[450]} {result[449]} {result[448]} {result[447]} {result[446]} {result[445]} {result[444]} {result[443]} {result[442]} {result[441]} {result[440]} {result[439]} {result[438]} {result[437]} {result[436]} {result[435]} {result[434]} {result[433]} {result[432]} {result[431]} {result[430]} {result[429]} {result[428]} {result[427]} {result[426]} {result[425]} {result[424]} {result[423]} {result[422]} {result[421]} {result[420]} {result[419]} {result[418]} {result[417]} {result[416]} {result[415]} {result[414]} ...}
magnet_placement -cells $ISO_cell  $port_ISO
Information: Starting 'magnet_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:32 / Session: 0.02 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
MAGNET_PLACEMENT: Magnet candidate port VDD_LOW is multiple/long port.
MAGNET_PLACEMENT: Command option -multiple_long_port_mode should be enabled to include port VDD_LOW as magnet
MAGNET_PLACEMENT: Magnet candidate port VSS is multiple/long port.
MAGNET_PLACEMENT: Command option -multiple_long_port_mode should be enabled to include port VSS as magnet
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2832 seconds to build cellmap data
Total 0.0009 seconds to load 0 cell instances into cellmap
Moveable cells: 0; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Information: Creating advanced legalizer rule checker.
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
Information: extended cellmap search is on; max legality trials is 5000
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Analyzing PG structure for 10 layers using 8 cores. (NPLDRC-001)
Layer M7: 3610 straps, 3453 other, 0 preroute
Layer M7: 46 secDefs  7063 sectors (0 empty)
Layer M8: 3648 straps, 3723 other, 0 preroute
Layer M8: 18 secDefs  7371 sectors (0 empty)
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Layer M4: 3465 straps, 3593 other, 0 preroute
Layer M4: 19 secDefs  7058 sectors (0 empty)
Layer M6: 3546 straps, 3593 other, 0 preroute
Layer M6: 18 secDefs  7139 sectors (0 empty)
Layer M9: 3618 straps, 3455 other, 0 preroute
Layer M9: 45 secDefs  7073 sectors (0 empty)
Layer M5: 3596 straps, 3453 other, 0 preroute
Layer M5: 46 secDefs  7049 sectors (0 empty)
Layer M3: 17244 straps, 17094 other, 0 preroute
Layer M3: 76 secDefs  34338 sectors (0 empty)
Layer M1: 0 straps, 106038 other, 0 preroute
Layer M1: 3 secDefs  106038 sectors (0 empty)
Layer M2: 106507 straps, 107176 other, 0 preroute
Layer M2: 21 secDefs  213683 sectors (0 empty)

Information: Saving PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-002)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Adjusting SRAMLP1RW64x32 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP1RW64x8 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW128x16 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW32x4 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW64x32 to a multi-height library cell. (LGL-336)
Note - message 'LGL-336' limit (5) exceeded. Remainder will be suppressed.
Information: Global context for advanced legalizer is ready.
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[511]_UPF_ISO from (-40060, 0) to (17384480, 2611600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[510]_UPF_ISO from (-37020, 0) to (17387520, 2645040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[509]_UPF_ISO from (-37020, 0) to (17387520, 2645040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[508]_UPF_ISO from (-37020, 0) to (17387520, 2678480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[507]_UPF_ISO from (-37020, 0) to (17387520, 2711920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[506]_UPF_ISO from (-37020, 0) to (17387520, 2711920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[505]_UPF_ISO from (-37020, 0) to (17387520, 2745360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[504]_UPF_ISO from (-37020, 0) to (17387520, 2778800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[503]_UPF_ISO from (-40060, 0) to (17384480, 2812240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[502]_UPF_ISO from (-37020, 0) to (17387520, 2812240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[501]_UPF_ISO from (-37020, 0) to (17387520, 2845680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[500]_UPF_ISO from (-37020, 0) to (17387520, 2879120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[499]_UPF_ISO from (-37020, 0) to (17387520, 2912560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[498]_UPF_ISO from (-37020, 0) to (17387520, 2912560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[497]_UPF_ISO from (-37020, 0) to (17387520, 2946000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[496]_UPF_ISO from (-37020, 0) to (17387520, 2979440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[495]_UPF_ISO from (-37020, 0) to (17387520, 2979440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[494]_UPF_ISO from (-37020, 0) to (17387520, 3012880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[493]_UPF_ISO from (-37020, 0) to (17387520, 3046320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[492]_UPF_ISO from (-40060, 0) to (17384480, 3079760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[491]_UPF_ISO from (-37020, 0) to (17387520, 3079760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[490]_UPF_ISO from (-37020, 0) to (17387520, 3113200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[489]_UPF_ISO from (-37020, 0) to (17387520, 3146640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[488]_UPF_ISO from (-37020, 0) to (17387520, 3180080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[487]_UPF_ISO from (-37020, 0) to (17387520, 3180080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[486]_UPF_ISO from (-37020, 0) to (17387520, 3213520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[485]_UPF_ISO from (-37020, 0) to (17387520, 3246960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[484]_UPF_ISO from (-37020, 0) to (17387520, 3246960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[483]_UPF_ISO from (-37020, 0) to (17387520, 3280400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[482]_UPF_ISO from (-37020, 0) to (17387520, 3313840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[481]_UPF_ISO from (-37020, 0) to (17387520, 3347280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[480]_UPF_ISO from (-37020, 0) to (17387520, 3347280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[479]_UPF_ISO from (-37020, 0) to (17387520, 3380720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[478]_UPF_ISO from (-37020, 0) to (17387520, 3414160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[477]_UPF_ISO from (-37020, 0) to (17387520, 3447600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[476]_UPF_ISO from (-37020, 0) to (17387520, 3447600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[475]_UPF_ISO from (-37020, 0) to (17387520, 3481040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[474]_UPF_ISO from (-37020, 0) to (17387520, 3514480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[473]_UPF_ISO from (-37020, 0) to (17387520, 3514480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[472]_UPF_ISO from (-37020, 0) to (17387520, 3547920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[471]_UPF_ISO from (-37020, 0) to (17387520, 3581360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[470]_UPF_ISO from (-37020, 0) to (17387520, 3614800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[469]_UPF_ISO from (-37020, 0) to (17387520, 3614800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[468]_UPF_ISO from (-37020, 0) to (17387520, 3648240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[467]_UPF_ISO from (-37020, 0) to (17387520, 3681680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[466]_UPF_ISO from (-37020, 0) to (17387520, 3715120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[465]_UPF_ISO from (-37020, 0) to (17387520, 3715120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[464]_UPF_ISO from (-37020, 0) to (17387520, 3748560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[463]_UPF_ISO from (-37020, 0) to (17387520, 3782000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[462]_UPF_ISO from (-37020, 0) to (17387520, 3782000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[461]_UPF_ISO from (-37020, 0) to (17387520, 3815440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[460]_UPF_ISO from (-37020, 0) to (17387520, 3848880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[459]_UPF_ISO from (-37020, 0) to (17387520, 3882320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[458]_UPF_ISO from (-37020, 0) to (17387520, 3882320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[457]_UPF_ISO from (-37020, 0) to (17387520, 3915760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[456]_UPF_ISO from (-37020, 0) to (17387520, 3949200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[455]_UPF_ISO from (-37020, 0) to (17387520, 3982640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[454]_UPF_ISO from (-37020, 0) to (17387520, 3982640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[453]_UPF_ISO from (-37020, 0) to (17387520, 4016080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[452]_UPF_ISO from (-37020, 0) to (17387520, 4049520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[451]_UPF_ISO from (-37020, 0) to (17387520, 4049520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[450]_UPF_ISO from (-37020, 0) to (17387520, 4082960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[449]_UPF_ISO from (-37020, 0) to (17387520, 4116400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[448]_UPF_ISO from (-37020, 0) to (17387520, 4149840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[447]_UPF_ISO from (-37020, 0) to (17387520, 4149840) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[446]_UPF_ISO from (-37020, 0) to (17387520, 4183280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[445]_UPF_ISO from (-37020, 0) to (17387520, 2110000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[444]_UPF_ISO from (-37020, 0) to (17387520, 2143440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[443]_UPF_ISO from (-37020, 0) to (17387520, 2176880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[442]_UPF_ISO from (-37020, 0) to (17387520, 2210320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[441]_UPF_ISO from (-37020, 0) to (17387520, 2243760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[440]_UPF_ISO from (-37020, 0) to (17387520, 2243760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[439]_UPF_ISO from (-37020, 0) to (17387520, 2277200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[438]_UPF_ISO from (-37020, 0) to (17387520, 2310640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[437]_UPF_ISO from (-37020, 0) to (17387520, 2344080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[436]_UPF_ISO from (-37020, 0) to (17387520, 2377520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[435]_UPF_ISO from (-37020, 0) to (17387520, 2410960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[434]_UPF_ISO from (-37020, 0) to (17387520, 2444400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[433]_UPF_ISO from (-37020, 0) to (17387520, 2444400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[432]_UPF_ISO from (-37020, 0) to (17387520, 2477840) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[431]_UPF_ISO from (-37020, 0) to (17387520, 2511280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[430]_UPF_ISO from (-37020, 0) to (17387520, 2544720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[429]_UPF_ISO from (-37020, 0) to (17387520, 2578160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[428]_UPF_ISO from (-37020, 0) to (17387520, 2611600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[427]_UPF_ISO from (-37020, 0) to (17387520, 2678480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[426]_UPF_ISO from (-37020, 0) to (17352560, 2645040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[425]_UPF_ISO from (-37020, 0) to (17387520, 2745360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[424]_UPF_ISO from (-37020, 0) to (17352560, 2711920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[423]_UPF_ISO from (-37020, 0) to (17387520, 2778800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[422]_UPF_ISO from (-37020, 0) to (17387520, 2845680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[421]_UPF_ISO from (-37020, 0) to (17352560, 2812240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[420]_UPF_ISO from (-37020, 0) to (17387520, 2879120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[419]_UPF_ISO from (-37020, 0) to (17352560, 2845680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[418]_UPF_ISO from (-37020, 0) to (17387520, 2946000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[417]_UPF_ISO from (-37020, 0) to (17352560, 2912560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[416]_UPF_ISO from (-37020, 0) to (17387520, 3012880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[415]_UPF_ISO from (-37020, 0) to (17352560, 2979440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[414]_UPF_ISO from (-37020, 0) to (17387520, 3046320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[413]_UPF_ISO from (-37020, 0) to (17352560, 3046320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[412]_UPF_ISO from (-37020, 0) to (17387520, 3113200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[411]_UPF_ISO from (-37020, 0) to (17352560, 3079760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[410]_UPF_ISO from (-37020, 0) to (17387520, 3146640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[409]_UPF_ISO from (-37020, 0) to (17387520, 3213520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[408]_UPF_ISO from (-37020, 0) to (17352560, 3180080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[407]_UPF_ISO from (-37020, 0) to (17352560, 3213520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[406]_UPF_ISO from (-37020, 0) to (17387520, 3280400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[405]_UPF_ISO from (-37020, 0) to (17387520, 3313840) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[404]_UPF_ISO from (-37020, 0) to (17352560, 3280400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[403]_UPF_ISO from (-37020, 0) to (17387520, 3380720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[402]_UPF_ISO from (-37020, 0) to (17352560, 3347280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[401]_UPF_ISO from (-37020, 0) to (17387520, 3414160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[400]_UPF_ISO from (-37020, 0) to (17352560, 3414160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[399]_UPF_ISO from (-37020, 0) to (17387520, 3481040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[398]_UPF_ISO from (-37020, 0) to (17352560, 3481040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[397]_UPF_ISO from (-37020, 0) to (17387520, 3547920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[396]_UPF_ISO from (-37020, 0) to (17352560, 3514480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[395]_UPF_ISO from (-37020, 0) to (17387520, 3581360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[394]_UPF_ISO from (-37020, 0) to (17387520, 3648240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[393]_UPF_ISO from (-37020, 0) to (17352560, 3614800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[392]_UPF_ISO from (-37020, 0) to (17387520, 3681680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[391]_UPF_ISO from (-37020, 0) to (17352560, 3681680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[390]_UPF_ISO from (-37020, 0) to (17387520, 3748560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[389]_UPF_ISO from (-37020, 0) to (17352560, 3715120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[388]_UPF_ISO from (-37020, 0) to (17387520, 3815440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[387]_UPF_ISO from (-37020, 0) to (17352560, 3782000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[386]_UPF_ISO from (-37020, 0) to (17387520, 3848880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[385]_UPF_ISO from (-37020, 0) to (17352560, 3848880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[384]_UPF_ISO from (-37020, 0) to (17387520, 3915760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[383]_UPF_ISO from (-37020, 0) to (17387520, 3949200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[382]_UPF_ISO from (-37020, 0) to (17352560, 3915760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[381]_UPF_ISO from (-37020, 0) to (17387520, 4016080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[380]_UPF_ISO from (-37020, 0) to (17352560, 3982640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[379]_UPF_ISO from (-37020, 0) to (17387520, 4082960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[378]_UPF_ISO from (-37020, 0) to (17352560, 4049520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[377]_UPF_ISO from (-37020, 0) to (17387520, 4116400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[376]_UPF_ISO from (-37020, 0) to (17352560, 4116400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[375]_UPF_ISO from (-37020, 0) to (17387520, 4183280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[374]_UPF_ISO from (-37020, 0) to (17387520, 4216720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[373]_UPF_ISO from (-37020, 0) to (17387520, 4216720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[372]_UPF_ISO from (-37020, 0) to (17387520, 4250160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[371]_UPF_ISO from (-37020, 0) to (17387520, 4250160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[370]_UPF_ISO from (-37020, 0) to (17387520, 4283600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[369]_UPF_ISO from (-37020, 0) to (17387520, 4283600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[368]_UPF_ISO from (-37020, 0) to (17387520, 4317040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[367]_UPF_ISO from (-37020, 0) to (17387520, 4317040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[366]_UPF_ISO from (-37020, 0) to (17387520, 4350480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[365]_UPF_ISO from (-37020, 0) to (17387520, 4383920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[364]_UPF_ISO from (-37020, 0) to (17387520, 4417360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[363]_UPF_ISO from (-37020, 0) to (17387520, 4417360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[362]_UPF_ISO from (-37020, 0) to (17387520, 4450800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[361]_UPF_ISO from (-37020, 0) to (17387520, 4484240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[360]_UPF_ISO from (-37020, 0) to (17387520, 4517680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[359]_UPF_ISO from (-37020, 0) to (17387520, 4517680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[358]_UPF_ISO from (-37020, 0) to (17387520, 4551120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[357]_UPF_ISO from (-37020, 0) to (17387520, 4584560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[356]_UPF_ISO from (-37020, 0) to (17387520, 4584560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[355]_UPF_ISO from (-37020, 0) to (17387520, 4618000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[354]_UPF_ISO from (-37020, 0) to (17387520, 4651440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[353]_UPF_ISO from (-37020, 0) to (17387520, 4684880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[352]_UPF_ISO from (-37020, 0) to (17387520, 4684880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[351]_UPF_ISO from (-37020, 0) to (17387520, 4718320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[350]_UPF_ISO from (-37020, 0) to (17387520, 4751760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[349]_UPF_ISO from (-37020, 0) to (17387520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[348]_UPF_ISO from (-37020, 0) to (17387520, 4785200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[347]_UPF_ISO from (-37020, 0) to (17387520, 4818640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[346]_UPF_ISO from (-37020, 0) to (17387520, 4852080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[345]_UPF_ISO from (-37020, 0) to (17387520, 4852080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[344]_UPF_ISO from (-37020, 0) to (17387520, 4885520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[343]_UPF_ISO from (-37020, 0) to (17387520, 4918960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[342]_UPF_ISO from (-37020, 0) to (17387520, 4952400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[341]_UPF_ISO from (-37020, 0) to (17387520, 4952400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[340]_UPF_ISO from (-37020, 0) to (17387520, 4985840) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[339]_UPF_ISO from (-37020, 0) to (17387520, 5019280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[338]_UPF_ISO from (-37020, 0) to (17387520, 5052720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[337]_UPF_ISO from (-37020, 0) to (17387520, 5052720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[336]_UPF_ISO from (-37020, 0) to (17387520, 5086160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[335]_UPF_ISO from (-37020, 0) to (17387520, 5119600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[334]_UPF_ISO from (-37020, 0) to (17387520, 5119600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[333]_UPF_ISO from (-37020, 0) to (17387520, 5153040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[332]_UPF_ISO from (-37020, 0) to (17387520, 5186480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[331]_UPF_ISO from (-37020, 0) to (17387520, 5219920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[330]_UPF_ISO from (-37020, 0) to (17387520, 5219920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[329]_UPF_ISO from (-37020, 0) to (17387520, 5253360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[328]_UPF_ISO from (-37020, 0) to (17387520, 5286800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[327]_UPF_ISO from (-37020, 0) to (17387520, 5320240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[326]_UPF_ISO from (-37020, 0) to (17387520, 5320240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[325]_UPF_ISO from (-37020, 0) to (17387520, 5353680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[324]_UPF_ISO from (-37020, 0) to (17387520, 5387120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[323]_UPF_ISO from (-37020, 0) to (17387520, 5387120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[322]_UPF_ISO from (-37020, 0) to (17387520, 5420560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[321]_UPF_ISO from (-37020, 0) to (17387520, 5454000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[320]_UPF_ISO from (-37020, 0) to (17387520, 5487440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[319]_UPF_ISO from (-37020, 0) to (17387520, 5487440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[318]_UPF_ISO from (-37020, 0) to (17387520, 5520880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[317]_UPF_ISO from (-37020, 0) to (17387520, 5554320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[316]_UPF_ISO from (-37020, 0) to (17387520, 5587760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[315]_UPF_ISO from (-37020, 0) to (17387520, 5587760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[314]_UPF_ISO from (-37020, 0) to (17387520, 5621200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[313]_UPF_ISO from (-37020, 0) to (17387520, 5654640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[312]_UPF_ISO from (-37020, 0) to (17387520, 5654640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[311]_UPF_ISO from (-37020, 0) to (17387520, 5688080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[310]_UPF_ISO from (-37020, 0) to (17387520, 5721520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[309]_UPF_ISO from (-37020, 0) to (17387520, 5754960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[308]_UPF_ISO from (-37020, 0) to (17387520, 5754960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[307]_UPF_ISO from (-37020, 0) to (17387520, 5788400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[306]_UPF_ISO from (-37020, 0) to (17387520, 5821840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[305]_UPF_ISO from (-37020, 0) to (17387520, 5855280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[304]_UPF_ISO from (-37020, 0) to (17387520, 5855280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[303]_UPF_ISO from (-37020, 0) to (17387520, 5888720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[302]_UPF_ISO from (-37020, 0) to (17387520, 5922160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[301]_UPF_ISO from (-37020, 0) to (17387520, 5922160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[300]_UPF_ISO from (-37020, 0) to (17387520, 5955600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[299]_UPF_ISO from (-37020, 0) to (17387520, 5989040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[298]_UPF_ISO from (-37020, 0) to (17387520, 6022480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[297]_UPF_ISO from (-37020, 0) to (17387520, 6022480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[296]_UPF_ISO from (-37020, 0) to (17387520, 6055920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[295]_UPF_ISO from (-37020, 0) to (17387520, 6089360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[294]_UPF_ISO from (-37020, 0) to (17387520, 6122800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[293]_UPF_ISO from (-37020, 0) to (17387520, 6122800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[292]_UPF_ISO from (-37020, 0) to (17387520, 6156240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[291]_UPF_ISO from (-37020, 0) to (17387520, 6189680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[290]_UPF_ISO from (-37020, 0) to (17387520, 6189680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[289]_UPF_ISO from (-37020, 0) to (17387520, 6223120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[288]_UPF_ISO from (-37020, 0) to (17352560, 4216720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[287]_UPF_ISO from (-37020, 0) to (17352560, 4250160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[286]_UPF_ISO from (-37020, 0) to (17352560, 4283600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[285]_UPF_ISO from (-37020, 0) to (17387520, 4350480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[284]_UPF_ISO from (-37020, 0) to (17387520, 4383920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[283]_UPF_ISO from (-37020, 0) to (17352560, 4350480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[282]_UPF_ISO from (-37020, 0) to (17387520, 4450800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[281]_UPF_ISO from (-37020, 0) to (17352560, 4417360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[280]_UPF_ISO from (-37020, 0) to (17387520, 4484240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[279]_UPF_ISO from (-37020, 0) to (17352560, 4484240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[278]_UPF_ISO from (-37020, 0) to (17387520, 4551120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[277]_UPF_ISO from (-37020, 0) to (17352560, 4517680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[276]_UPF_ISO from (-37020, 0) to (17387520, 4618000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[275]_UPF_ISO from (-37020, 0) to (17352560, 4584560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[274]_UPF_ISO from (-37020, 0) to (17387520, 4651440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[273]_UPF_ISO from (-37020, 0) to (17387520, 4718320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[272]_UPF_ISO from (-37020, 0) to (17352560, 4684880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[271]_UPF_ISO from (-37020, 0) to (17387520, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[270]_UPF_ISO from (-37020, 0) to (17352560, 4718320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[269]_UPF_ISO from (-37020, 0) to (17387520, 4818640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[268]_UPF_ISO from (-37020, 0) to (17352560, 4785200) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[267]_UPF_ISO from (-37020, 0) to (17387520, 4885520) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[266]_UPF_ISO from (-37020, 0) to (17352560, 4852080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[265]_UPF_ISO from (-37020, 0) to (17387520, 4918960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[264]_UPF_ISO from (-37020, 0) to (17352560, 4918960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[263]_UPF_ISO from (-37020, 0) to (17387520, 4985840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[262]_UPF_ISO from (-37020, 0) to (17352560, 4952400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[261]_UPF_ISO from (-37020, 0) to (17387520, 5019280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[260]_UPF_ISO from (-37020, 0) to (17387520, 5086160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[259]_UPF_ISO from (-37020, 0) to (17352560, 5052720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[258]_UPF_ISO from (-37020, 0) to (17352560, 5086160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[257]_UPF_ISO from (-37020, 0) to (17387520, 5153040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[256]_UPF_ISO from (-37020, 0) to (17387520, 5186480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[255]_UPF_ISO from (-37020, 0) to (17352560, 5153040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[254]_UPF_ISO from (-37020, 0) to (17387520, 5253360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[253]_UPF_ISO from (-37020, 0) to (17352560, 5219920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[252]_UPF_ISO from (-37020, 0) to (17387520, 5286800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[251]_UPF_ISO from (-37020, 0) to (17352560, 5286800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[250]_UPF_ISO from (-37020, 0) to (17387520, 5353680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[249]_UPF_ISO from (-37020, 0) to (17352560, 5353680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[248]_UPF_ISO from (-37020, 0) to (17387520, 5420560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[247]_UPF_ISO from (-37020, 0) to (17352560, 5387120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[246]_UPF_ISO from (-37020, 0) to (17387520, 5454000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[245]_UPF_ISO from (-37020, 0) to (17387520, 5520880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[244]_UPF_ISO from (-37020, 0) to (17352560, 5487440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[243]_UPF_ISO from (-37020, 0) to (17387520, 5554320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[242]_UPF_ISO from (-37020, 0) to (17352560, 5554320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[241]_UPF_ISO from (-37020, 0) to (17387520, 5621200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[240]_UPF_ISO from (-37020, 0) to (17352560, 5587760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[239]_UPF_ISO from (-37020, 0) to (17387520, 5688080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[238]_UPF_ISO from (-37020, 0) to (17352560, 5654640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[237]_UPF_ISO from (-37020, 0) to (17387520, 5721520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[236]_UPF_ISO from (-37020, 0) to (17387520, 5788400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[235]_UPF_ISO from (-37020, 0) to (17352560, 5754960) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[234]_UPF_ISO from (-37020, 0) to (17387520, 5821840) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[233]_UPF_ISO from (-37020, 0) to (17352560, 5788400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[232]_UPF_ISO from (-37020, 0) to (17387520, 5888720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[231]_UPF_ISO from (-37020, 0) to (17352560, 5855280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[230]_UPF_ISO from (-37020, 0) to (17387520, 5955600) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[229]_UPF_ISO from (-37020, 0) to (17352560, 5922160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[228]_UPF_ISO from (-37020, 0) to (17387520, 5989040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[227]_UPF_ISO from (-37020, 0) to (17352560, 5989040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[226]_UPF_ISO from (-37020, 0) to (17387520, 6055920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[225]_UPF_ISO from (-37020, 0) to (17352560, 6022480) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[224]_UPF_ISO from (-37020, 0) to (17387520, 6089360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[223]_UPF_ISO from (-37020, 0) to (17387520, 6156240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[222]_UPF_ISO from (-37020, 0) to (17352560, 6122800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[221]_UPF_ISO from (-37020, 0) to (17352560, 6156240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[220]_UPF_ISO from (-37020, 0) to (17387520, 6223120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[219]_UPF_ISO from (-37020, 0) to (17387520, 6256560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[218]_UPF_ISO from (-37020, 0) to (17352560, 6223120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[217]_UPF_ISO from (-37020, 0) to (17352560, 6256560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[216]_UPF_ISO from (-37020, 0) to (17352560, 6223120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[215]_UPF_ISO from (-37020, 0) to (17352560, 6189680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[214]_UPF_ISO from (-37020, 0) to (17352560, 6189680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[213]_UPF_ISO from (-37020, 0) to (17352560, 6156240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[212]_UPF_ISO from (-37020, 0) to (17352560, 6122800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[211]_UPF_ISO from (-37020, 0) to (17352560, 6089360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[210]_UPF_ISO from (-37020, 0) to (17352560, 6055920) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[209]_UPF_ISO from (-37020, 0) to (17352560, 6055920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[208]_UPF_ISO from (-37020, 0) to (17352560, 6022480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[207]_UPF_ISO from (-37020, 0) to (17352560, 5989040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[206]_UPF_ISO from (-37020, 0) to (17352560, 5955600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[205]_UPF_ISO from (-37020, 0) to (17352560, 5922160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[204]_UPF_ISO from (-37020, 0) to (17352560, 5888720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[203]_UPF_ISO from (-37020, 0) to (17352560, 5888720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[202]_UPF_ISO from (-37020, 0) to (17352560, 5855280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[201]_UPF_ISO from (-37020, 0) to (17352560, 5821840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[200]_UPF_ISO from (-37020, 0) to (17352560, 5788400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[199]_UPF_ISO from (-37020, 0) to (17352560, 5754960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[198]_UPF_ISO from (-37020, 0) to (17352560, 5721520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[197]_UPF_ISO from (-37020, 0) to (17352560, 5688080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[196]_UPF_ISO from (-37020, 0) to (17352560, 5688080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[195]_UPF_ISO from (-37020, 0) to (17352560, 5654640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[194]_UPF_ISO from (-37020, 0) to (17352560, 5621200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[193]_UPF_ISO from (-37020, 0) to (17352560, 5587760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[192]_UPF_ISO from (-37020, 0) to (17352560, 5554320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[191]_UPF_ISO from (-37020, 0) to (17352560, 5520880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[190]_UPF_ISO from (-37020, 0) to (17352560, 5520880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[189]_UPF_ISO from (-37020, 0) to (17352560, 5454000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[188]_UPF_ISO from (-37020, 0) to (17352560, 5454000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[187]_UPF_ISO from (-37020, 0) to (17352560, 5420560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[186]_UPF_ISO from (-37020, 0) to (17352560, 5387120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[185]_UPF_ISO from (-37020, 0) to (17352560, 5353680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[184]_UPF_ISO from (-37020, 0) to (17352560, 5320240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[183]_UPF_ISO from (-37020, 0) to (17352560, 5286800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[182]_UPF_ISO from (-37020, 0) to (17352560, 5253360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[181]_UPF_ISO from (-37020, 0) to (17352560, 5253360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[180]_UPF_ISO from (-37020, 0) to (17352560, 5219920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[179]_UPF_ISO from (-37020, 0) to (17352560, 5186480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[178]_UPF_ISO from (-37020, 0) to (17352560, 5153040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[177]_UPF_ISO from (-37020, 0) to (17352560, 5119600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[176]_UPF_ISO from (-37020, 0) to (17352560, 5086160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[175]_UPF_ISO from (-37020, 0) to (17352560, 5052720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[174]_UPF_ISO from (-37020, 0) to (17352560, 5019280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[173]_UPF_ISO from (-37020, 0) to (17352560, 5019280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[172]_UPF_ISO from (-37020, 0) to (17352560, 4985840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[171]_UPF_ISO from (-37020, 0) to (17352560, 4952400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[170]_UPF_ISO from (-37020, 0) to (17352560, 4918960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[169]_UPF_ISO from (-37020, 0) to (17352560, 4885520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[168]_UPF_ISO from (-37020, 0) to (17352560, 4852080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[167]_UPF_ISO from (-37020, 0) to (17352560, 4818640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[166]_UPF_ISO from (-37020, 0) to (17352560, 4818640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[165]_UPF_ISO from (-37020, 0) to (17352560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[164]_UPF_ISO from (-37020, 0) to (17352560, 4751760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[163]_UPF_ISO from (-37020, 0) to (17352560, 4718320) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[162]_UPF_ISO from (-37020, 0) to (17352560, 4684880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[161]_UPF_ISO from (-37020, 0) to (17352560, 4651440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[160]_UPF_ISO from (-37020, 0) to (17352560, 4618000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[159]_UPF_ISO from (-37020, 0) to (17352560, 4618000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[158]_UPF_ISO from (-37020, 0) to (17352560, 4584560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[157]_UPF_ISO from (-37020, 0) to (17352560, 4551120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[156]_UPF_ISO from (-37020, 0) to (17352560, 4517680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[155]_UPF_ISO from (-37020, 0) to (17352560, 4484240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[154]_UPF_ISO from (-37020, 0) to (17352560, 4450800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[153]_UPF_ISO from (-37020, 0) to (17352560, 4450800) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[152]_UPF_ISO from (-37020, 0) to (17352560, 4417360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[151]_UPF_ISO from (-37020, 0) to (17352560, 4383920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[150]_UPF_ISO from (-37020, 0) to (17352560, 4350480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[149]_UPF_ISO from (-37020, 0) to (17352560, 4317040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[148]_UPF_ISO from (-37020, 0) to (17352560, 4283600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[147]_UPF_ISO from (-37020, 0) to (17352560, 4250160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[146]_UPF_ISO from (-37020, 0) to (17352560, 4216720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[145]_UPF_ISO from (-37020, 0) to (17352560, 4183280) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[144]_UPF_ISO from (-37020, 0) to (17352560, 4183280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[143]_UPF_ISO from (-37020, 0) to (17352560, 4149840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[142]_UPF_ISO from (-37020, 0) to (17352560, 4116400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[141]_UPF_ISO from (-37020, 0) to (17352560, 4082960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[140]_UPF_ISO from (-37020, 0) to (17352560, 4049520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[139]_UPF_ISO from (-37020, 0) to (17352560, 4016080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[138]_UPF_ISO from (-37020, 0) to (17352560, 4016080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[137]_UPF_ISO from (-37020, 0) to (17352560, 3982640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[136]_UPF_ISO from (-37020, 0) to (17352560, 3949200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[135]_UPF_ISO from (-37020, 0) to (17352560, 3915760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[134]_UPF_ISO from (-37020, 0) to (17352560, 3882320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[133]_UPF_ISO from (-37020, 0) to (17352560, 3848880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[132]_UPF_ISO from (-37020, 0) to (17352560, 3815440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[131]_UPF_ISO from (-37020, 0) to (17352560, 3815440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[130]_UPF_ISO from (-37020, 0) to (17352560, 3782000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[129]_UPF_ISO from (-37020, 0) to (17352560, 3748560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[128]_UPF_ISO from (-37020, 0) to (17352560, 3715120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[127]_UPF_ISO from (-37020, 0) to (17352560, 3681680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[126]_UPF_ISO from (-37020, 0) to (17352560, 3648240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[125]_UPF_ISO from (-37020, 0) to (17352560, 3648240) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[124]_UPF_ISO from (-37020, 0) to (17352560, 3581360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[123]_UPF_ISO from (-37020, 0) to (17352560, 3581360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[122]_UPF_ISO from (-37020, 0) to (17352560, 3547920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[121]_UPF_ISO from (-37020, 0) to (17352560, 3514480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[120]_UPF_ISO from (-37020, 0) to (17352560, 3481040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[119]_UPF_ISO from (-37020, 0) to (17352560, 3447600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[118]_UPF_ISO from (-37020, 0) to (17352560, 3414160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[117]_UPF_ISO from (-37020, 0) to (17352560, 3380720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[116]_UPF_ISO from (-37020, 0) to (17352560, 3380720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[115]_UPF_ISO from (-37020, 0) to (17352560, 3347280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[114]_UPF_ISO from (-37020, 0) to (17352560, 3313840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[113]_UPF_ISO from (-37020, 0) to (17352560, 3280400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[112]_UPF_ISO from (-37020, 0) to (17352560, 3246960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[111]_UPF_ISO from (-37020, 0) to (17352560, 3213520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[110]_UPF_ISO from (-37020, 0) to (17352560, 3180080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[109]_UPF_ISO from (-37020, 0) to (17352560, 3146640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[108]_UPF_ISO from (-37020, 0) to (17352560, 3146640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[107]_UPF_ISO from (-37020, 0) to (17352560, 3113200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[106]_UPF_ISO from (-37020, 0) to (17352560, 3046320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[105]_UPF_ISO from (-37020, 0) to (17352560, 3012880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[104]_UPF_ISO from (-37020, 0) to (17352560, 3012880) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[103]_UPF_ISO from (-37020, 0) to (17352560, 2979440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[102]_UPF_ISO from (-37020, 0) to (17352560, 2946000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[101]_UPF_ISO from (-37020, 0) to (17352560, 2946000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[100]_UPF_ISO from (-37020, 0) to (17352560, 2912560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[99]_UPF_ISO from (-37020, 0) to (17352560, 2879120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[98]_UPF_ISO from (-37020, 0) to (17352560, 2845680) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[97]_UPF_ISO from (-37020, 0) to (17382960, 2812240) with orientation S. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[96]_UPF_ISO from (-37020, 0) to (17352560, 2778800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[95]_UPF_ISO from (-37020, 0) to (17352560, 2745360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[94]_UPF_ISO from (-37020, 0) to (17352560, 2745360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[93]_UPF_ISO from (-37020, 0) to (17352560, 2711920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[92]_UPF_ISO from (-37020, 0) to (17352560, 2678480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[91]_UPF_ISO from (-37020, 0) to (17387520, 2578160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[90]_UPF_ISO from (-37020, 0) to (17352560, 2611600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[89]_UPF_ISO from (-37020, 0) to (17387520, 2544720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[88]_UPF_ISO from (-37020, 0) to (17387520, 2511280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[87]_UPF_ISO from (-37020, 0) to (17387520, 2477840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[86]_UPF_ISO from (-37020, 0) to (17352560, 2511280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[85]_UPF_ISO from (-37020, 0) to (17387520, 2410960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[84]_UPF_ISO from (-37020, 0) to (17387520, 2377520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[83]_UPF_ISO from (-37020, 0) to (17352560, 2410960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[82]_UPF_ISO from (-37020, 0) to (17387520, 2344080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[81]_UPF_ISO from (-37020, 0) to (17387520, 2310640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[80]_UPF_ISO from (-37020, 0) to (17387520, 2277200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[79]_UPF_ISO from (-37020, 0) to (17352560, 2310640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[78]_UPF_ISO from (-37020, 0) to (17387520, 2210320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[77]_UPF_ISO from (-37020, 0) to (17387520, 2176880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[76]_UPF_ISO from (-37020, 0) to (17352560, 2210320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[75]_UPF_ISO from (-37020, 0) to (17387520, 2143440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[74]_UPF_ISO from (-37020, 0) to (17387520, 2110000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[73]_UPF_ISO from (-37020, 0) to (17387520, 2076560) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[72]_UPF_ISO from (-37020, 0) to (17387520, 2076560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[71]_UPF_ISO from (-37020, 0) to (17387520, 2043120) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[70]_UPF_ISO from (-37020, 0) to (17387520, 2043120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[69]_UPF_ISO from (-37020, 0) to (17387520, 2009680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[68]_UPF_ISO from (-37020, 0) to (17387520, 1976240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[67]_UPF_ISO from (-37020, 0) to (17387520, 1942800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[66]_UPF_ISO from (-37020, 0) to (17387520, 1909360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[65]_UPF_ISO from (-37020, 0) to (17387520, 1909360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[64]_UPF_ISO from (-37020, 0) to (17387520, 1875920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[63]_UPF_ISO from (-37020, 0) to (17387520, 1842480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[62]_UPF_ISO from (-37020, 0) to (17387520, 1809040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[61]_UPF_ISO from (-37020, 0) to (17387520, 1775600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[60]_UPF_ISO from (-37020, 0) to (17387520, 1742160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[59]_UPF_ISO from (-37020, 0) to (17387520, 1708720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[58]_UPF_ISO from (-37020, 0) to (17387520, 1708720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[57]_UPF_ISO from (-37020, 0) to (17387520, 1675280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[56]_UPF_ISO from (-40060, 0) to (17384480, 1641840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[55]_UPF_ISO from (-37020, 0) to (17387520, 1608400) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[54]_UPF_ISO from (-37020, 0) to (17387520, 1574960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[53]_UPF_ISO from (-37020, 0) to (17387520, 1541520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[52]_UPF_ISO from (-37020, 0) to (17387520, 1508080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[51]_UPF_ISO from (-46140, 0) to (17378400, 1508080) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[50]_UPF_ISO from (-40060, 0) to (17384480, 1474640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[49]_UPF_ISO from (-37020, 0) to (17387520, 1441200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[48]_UPF_ISO from (-40060, 0) to (17384480, 1407760) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[47]_UPF_ISO from (-40060, 0) to (17384480, 1374320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[46]_UPF_ISO from (-40060, 0) to (17384480, 1340880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[45]_UPF_ISO from (-40060, 0) to (17384480, 1307440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[44]_UPF_ISO from (-40060, 0) to (17384480, 1307440) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[43]_UPF_ISO from (-40060, 0) to (17384480, 1274000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[42]_UPF_ISO from (-40060, 0) to (17384480, 1240560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[41]_UPF_ISO from (-40060, 0) to (17384480, 1207120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[40]_UPF_ISO from (-40060, 0) to (17384480, 1173680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[39]_UPF_ISO from (-40060, 0) to (17384480, 1140240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[38]_UPF_ISO from (-40060, 0) to (17384480, 1106800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[37]_UPF_ISO from (-40060, 0) to (17384480, 1073360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[36]_UPF_ISO from (-40060, 0) to (17384480, 1073360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[35]_UPF_ISO from (-40060, 0) to (17384480, 1039920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[34]_UPF_ISO from (-40060, 0) to (17384480, 1006480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[33]_UPF_ISO from (-40060, 0) to (17384480, 973040) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[32]_UPF_ISO from (-40060, 0) to (17384480, 939600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[31]_UPF_ISO from (-40060, 0) to (17384480, 906160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[30]_UPF_ISO from (-40060, 0) to (17384480, 872720) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[29]_UPF_ISO from (-40060, 0) to (17384480, 872720) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[28]_UPF_ISO from (-40060, 0) to (17384480, 839280) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[27]_UPF_ISO from (-40060, 0) to (17384480, 805840) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[26]_UPF_ISO from (-40060, 0) to (17384480, 772400) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[25]_UPF_ISO from (-40060, 0) to (17384480, 738960) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[24]_UPF_ISO from (-40060, 0) to (17384480, 705520) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[23]_UPF_ISO from (-40060, 0) to (17384480, 672080) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[22]_UPF_ISO from (-40060, 0) to (17384480, 638640) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[21]_UPF_ISO from (-40060, 0) to (17384480, 638640) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[20]_UPF_ISO from (-40060, 0) to (17384480, 605200) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[19]_UPF_ISO from (-40060, 0) to (17384480, 571760) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[18]_UPF_ISO from (-40060, 0) to (17384480, 538320) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[17]_UPF_ISO from (-40060, 0) to (17384480, 504880) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[16]_UPF_ISO from (-40060, 0) to (17384480, 471440) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[15]_UPF_ISO from (-40060, 0) to (17384480, 438000) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[14]_UPF_ISO from (-40060, 0) to (17384480, 438000) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[13]_UPF_ISO from (-40060, 0) to (17384480, 404560) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[12]_UPF_ISO from (-40060, 0) to (17384480, 371120) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[11]_UPF_ISO from (-40060, 0) to (17384480, 337680) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[10]_UPF_ISO from (-40060, 0) to (17384480, 304240) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[9]_UPF_ISO from (-40060, 0) to (17384480, 270800) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[8]_UPF_ISO from (-40060, 0) to (17384480, 237360) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[7]_UPF_ISO from (-40060, 0) to (17384480, 237360) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[6]_UPF_ISO from (-40060, 0) to (17384480, 203920) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[5]_UPF_ISO from (-40060, 0) to (17384480, 170480) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[4]_UPF_ISO from (-40060, 0) to (17384480, 137040) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[3]_UPF_ISO from (-40060, 0) to (17384480, 103600) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[2]_UPF_ISO from (-40060, 0) to (17384480, 70160) with orientation N. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[1]_UPF_ISO from (-40060, 0) to (17384480, 70160) with orientation FS. (MP-001)
Information: Pulling level 1 cell snps_PD_BSLICE__iso0_snps_result[0]_UPF_ISO from (-40060, 0) to (17384480, 36720) with orientation N. (MP-001)
Number of Cells pulled    =    512
Place Cache save: 19 elements -- 0 drcFail 19 drcOk
Place Cache save: 19 special-case elements referenced 1 cases
Place Cache save: 3 libcells referenced from 1 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 19 elements -- 3 drcFail 16 drcOk
Access Cache save: 19 special-case elements referenced 1 cases
Access Cache save: 3 libcells referenced from 1 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 19
NPLDRC Place Cache: hit rate  98.8%  (19 / 1539)
NPLDRC Access Cache: unique cache elements 19
NPLDRC Access Cache: hit rate  98.8%  (19 / 1539)
Information: Ending 'magnet_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:34 / Session: 0.02 hr / Command: 0.00 hr / Memory: 847 MB (FLW-8100)
set_attribute $ISO_cell -name physical_status -value legalize_only
{{snps_PD_BSLICE__iso0_snps_result[511]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[510]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[509]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[508]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[507]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[506]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[505]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[504]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[503]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[502]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[501]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[500]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[499]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[498]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[497]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[496]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[495]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[494]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[493]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[492]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[491]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[490]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[489]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[488]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[487]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[486]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[485]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[484]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[483]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[482]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[481]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[480]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[479]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[478]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[477]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[476]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[475]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[474]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[473]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[472]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[471]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[470]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[469]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[468]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[467]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[466]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[465]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[464]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[463]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[462]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[461]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[460]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[459]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[458]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[457]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[456]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[455]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[454]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[453]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[452]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[451]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[450]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[449]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[448]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[447]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[446]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[445]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[444]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[443]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[442]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[441]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[440]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[439]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[438]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[437]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[436]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[435]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[434]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[433]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[432]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[431]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[430]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[429]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[428]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[427]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[426]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[425]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[424]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[423]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[422]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[421]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[420]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[419]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[418]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[417]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[416]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[415]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[414]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[413]_UPF_ISO} {snps_PD_BSLICE__iso0_snps_result[412]_UPF_ISO} ...}
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:34 / Session: 0.02 hr / Command: 0.00 hr / Memory: 847 MB (FLW-8100)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Warning: Standard cell instance bslice_sram/ram_in_op2_r_reg[255] is not placed. (LGL-003)
Warning: Standard cell instance address_reg[3] is not placed. (LGL-003)
Warning: Standard cell instance address_reg[2] is not placed. (LGL-003)
Warning: Standard cell instance address_reg[1] is not placed. (LGL-003)
Warning: Standard cell instance address_reg[0] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 19 elements -- 0 drcFail 19 drcOk
Place Cache read: 3 libcells referenced from 1 libs
Place Cache read: 19 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 19 elements -- 3 drcFail 16 drcOk
Access Cache read: 3 libcells referenced from 1 libs
Access Cache read: 19 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 512 moveable cells.
Legalization progress 9%...
Legalization progress 19%...
Legalization progress 29%...
Legalization progress 39%...
Legalization progress 49%...
Legalization progress 59%...
Legalization progress 69%...
Legalization progress 79%...
Legalization progress 89%...
Legalization progress 99%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
3 references with the lowest legality passing rate:
ISOLORAOX1_HVT: 100.0% (457 / 457)
ISOLORAOX2_HVT: 100.0% (54 / 54)
ISOLORAOX4_HVT: 100.0% (1 / 1)
================ Displacement Report =================
Area: placed=11890, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 11890/3615053 sites = 0.33%
Inbound cells: 0; 2-row cells: 0; >2-row cells: 16
    Total cell instance count: 528 (512 placed, 0 unplaced, 16 fixed)
No cells moved
======================================================
NPLDRC Place Cache: unique cache elements 19
NPLDRC Place Cache: read cache elements 19
NPLDRC Place Cache: hit rate 100.0%  (0 / 512)
NPLDRC Access Cache: unique cache elements 19
NPLDRC Access Cache: read cache elements 19
NPLDRC Access Cache: hit rate 100.0%  (0 / 512)
Legalization succeeded.
Total Legalizer CPU: 0.628
Total Legalizer Wall Time: 0.618
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:35 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
1
### Add boundary buffer
set port [get_port -f "port_type==signal" ]
{clk reset {pwr_ctrl[2]} {pwr_ctrl[1]} {pwr_ctrl[0]} shutdown isolate {cmd[7]} {cmd[6]} {cmd[5]} {cmd[4]} {cmd[3]} {cmd[2]} {cmd[1]} {cmd[0]} {op1[255]} {op1[254]} {op1[253]} {op1[252]} {op1[251]} {op1[250]} {op1[249]} {op1[248]} {op1[247]} {op1[246]} {op1[245]} {op1[244]} {op1[243]} {op1[242]} {op1[241]} {op1[240]} {op1[239]} {op1[238]} {op1[237]} {op1[236]} {op1[235]} {op1[234]} {op1[233]} {op1[232]} {op1[231]} {op1[230]} {op1[229]} {op1[228]} {op1[227]} {op1[226]} {op1[225]} {op1[224]} {op1[223]} {op1[222]} {op1[221]} {op1[220]} {op1[219]} {op1[218]} {op1[217]} {op1[216]} {op1[215]} {op1[214]} {op1[213]} {op1[212]} {op1[211]} {op1[210]} {op1[209]} {op1[208]} {op1[207]} {op1[206]} {op1[205]} {op1[204]} {op1[203]} {op1[202]} {op1[201]} {op1[200]} {op1[199]} {op1[198]} {op1[197]} {op1[196]} {op1[195]} {op1[194]} {op1[193]} {op1[192]} {op1[191]} {op1[190]} {op1[189]} {op1[188]} {op1[187]} {op1[186]} {op1[185]} {op1[184]} {op1[183]} {op1[182]} {op1[181]} {op1[180]} {op1[179]} {op1[178]} {op1[177]} {op1[176]} {op1[175]} {op1[174]} {op1[173]} {op1[172]} {op1[171]} ...}
set port_ISO [get_port -o [get_net -o [get_cells -p -o [ get_net -p -o [get_ports *]] -f "ref_name=~ISO*"] ]]
{{result[511]} VDD_LOW VSS {result[510]} {result[509]} {result[508]} {result[507]} {result[506]} {result[505]} {result[504]} {result[503]} {result[502]} {result[501]} {result[500]} {result[499]} {result[498]} {result[497]} {result[496]} {result[495]} {result[494]} {result[493]} {result[492]} {result[491]} {result[490]} {result[489]} {result[488]} {result[487]} {result[486]} {result[485]} {result[484]} {result[483]} {result[482]} {result[481]} {result[480]} {result[479]} {result[478]} {result[477]} {result[476]} {result[475]} {result[474]} {result[473]} {result[472]} {result[471]} {result[470]} {result[469]} {result[468]} {result[467]} {result[466]} {result[465]} {result[464]} {result[463]} {result[462]} {result[461]} {result[460]} {result[459]} {result[458]} {result[457]} {result[456]} {result[455]} {result[454]} {result[453]} {result[452]} {result[451]} {result[450]} {result[449]} {result[448]} {result[447]} {result[446]} {result[445]} {result[444]} {result[443]} {result[442]} {result[441]} {result[440]} {result[439]} {result[438]} {result[437]} {result[436]} {result[435]} {result[434]} {result[433]} {result[432]} {result[431]} {result[430]} {result[429]} {result[428]} {result[427]} {result[426]} {result[425]} {result[424]} {result[423]} {result[422]} {result[421]} {result[420]} {result[419]} {result[418]} {result[417]} {result[416]} {result[415]} {result[414]} ...}
set port_no_ISO [remove_from_collection $port $port_ISO]
{clk reset {pwr_ctrl[2]} {pwr_ctrl[1]} {pwr_ctrl[0]} shutdown isolate {cmd[7]} {cmd[6]} {cmd[5]} {cmd[4]} {cmd[3]} {cmd[2]} {cmd[1]} {cmd[0]} {op1[255]} {op1[254]} {op1[253]} {op1[252]} {op1[251]} {op1[250]} {op1[249]} {op1[248]} {op1[247]} {op1[246]} {op1[245]} {op1[244]} {op1[243]} {op1[242]} {op1[241]} {op1[240]} {op1[239]} {op1[238]} {op1[237]} {op1[236]} {op1[235]} {op1[234]} {op1[233]} {op1[232]} {op1[231]} {op1[230]} {op1[229]} {op1[228]} {op1[227]} {op1[226]} {op1[225]} {op1[224]} {op1[223]} {op1[222]} {op1[221]} {op1[220]} {op1[219]} {op1[218]} {op1[217]} {op1[216]} {op1[215]} {op1[214]} {op1[213]} {op1[212]} {op1[211]} {op1[210]} {op1[209]} {op1[208]} {op1[207]} {op1[206]} {op1[205]} {op1[204]} {op1[203]} {op1[202]} {op1[201]} {op1[200]} {op1[199]} {op1[198]} {op1[197]} {op1[196]} {op1[195]} {op1[194]} {op1[193]} {op1[192]} {op1[191]} {op1[190]} {op1[189]} {op1[188]} {op1[187]} {op1[186]} {op1[185]} {op1[184]} {op1[183]} {op1[182]} {op1[181]} {op1[180]} {op1[179]} {op1[178]} {op1[177]} {op1[176]} {op1[175]} {op1[174]} {op1[173]} {op1[172]} {op1[171]} ...}
set port_no_ISO_no_clk [remove_from_collection $port_no_ISO clk]
{reset {pwr_ctrl[2]} {pwr_ctrl[1]} {pwr_ctrl[0]} shutdown isolate {cmd[7]} {cmd[6]} {cmd[5]} {cmd[4]} {cmd[3]} {cmd[2]} {cmd[1]} {cmd[0]} {op1[255]} {op1[254]} {op1[253]} {op1[252]} {op1[251]} {op1[250]} {op1[249]} {op1[248]} {op1[247]} {op1[246]} {op1[245]} {op1[244]} {op1[243]} {op1[242]} {op1[241]} {op1[240]} {op1[239]} {op1[238]} {op1[237]} {op1[236]} {op1[235]} {op1[234]} {op1[233]} {op1[232]} {op1[231]} {op1[230]} {op1[229]} {op1[228]} {op1[227]} {op1[226]} {op1[225]} {op1[224]} {op1[223]} {op1[222]} {op1[221]} {op1[220]} {op1[219]} {op1[218]} {op1[217]} {op1[216]} {op1[215]} {op1[214]} {op1[213]} {op1[212]} {op1[211]} {op1[210]} {op1[209]} {op1[208]} {op1[207]} {op1[206]} {op1[205]} {op1[204]} {op1[203]} {op1[202]} {op1[201]} {op1[200]} {op1[199]} {op1[198]} {op1[197]} {op1[196]} {op1[195]} {op1[194]} {op1[193]} {op1[192]} {op1[191]} {op1[190]} {op1[189]} {op1[188]} {op1[187]} {op1[186]} {op1[185]} {op1[184]} {op1[183]} {op1[182]} {op1[181]} {op1[180]} {op1[179]} {op1[178]} {op1[177]} {op1[176]} {op1[175]} {op1[174]} {op1[173]} {op1[172]} {op1[171]} {op1[170]} ...}
add_buffer -new_net_names boundary_net -new_cell_names boundary_buffer -lib_cell saed32_rvt|saed32_rvt_std/NBUFFX4_RVT $port_no_ISO_no_clk
Cell is added at (1743.7920 620.9440).
Cell is added at (1743.7920 618.5120).
Cell is added at (1743.7920 616.0800).
Cell is added at (1743.7920 611.2160).
Cell is added at (1743.7920 608.7840).
Cell is added at (1743.7920 606.3520).
Cell is added at (1743.7920 603.9200).
Cell is added at (1743.7920 601.4880).
Cell is added at (1743.7920 599.0560).
Cell is added at (1743.7920 594.1920).
Cell is added at (1743.7920 591.7600).
Cell is added at (1743.7920 589.3280).
Cell is added at (1743.7920 421.5200).
Cell is added at (1743.7920 423.3440).
Cell is added at (1743.7920 425.7760).
Cell is added at (1743.7920 426.3840).
Cell is added at (1743.7920 428.8160).
Cell is added at (1743.7920 430.0320).
Cell is added at (1743.7920 431.8560).
Cell is added at (1743.7920 433.0720).
Cell is added at (1743.7920 434.8960).
Cell is added at (1743.7920 437.3280).
Cell is added at (1743.7920 437.9360).
Cell is added at (1743.7920 440.3680).
Cell is added at (1743.7920 441.5840).
Cell is added at (1743.7920 443.4080).
Cell is added at (1743.7920 445.8400).
Cell is added at (1743.7920 446.4480).
Cell is added at (1743.7920 448.8800).
Cell is added at (1743.7920 450.0960).
Cell is added at (1743.7920 451.9200).
Cell is added at (1743.7920 453.1360).
Cell is added at (1743.7920 454.9600).
Cell is added at (1743.7920 457.3920).
Cell is added at (1743.7920 458.0000).
Cell is added at (1743.7920 460.4320).
Cell is added at (1743.7920 461.6480).
Cell is added at (1743.7920 463.4720).
Cell is added at (1743.7920 464.6880).
Cell is added at (1743.7920 466.5120).
Cell is added at (1743.7920 468.9440).
Cell is added at (1743.7920 469.5520).
Cell is added at (1743.7920 471.9840).
Cell is added at (1743.7920 473.2000).
Cell is added at (1743.7920 475.0240).
Cell is added at (1743.7920 476.2400).
Cell is added at (1743.7920 478.0640).
Cell is added at (1743.7920 480.4960).
Cell is added at (1743.7920 481.1040).
Cell is added at (1743.7920 479.2800).
Cell is added at (1743.7920 477.4560).
Cell is added at (1743.7920 474.4160).
Cell is added at (1743.7920 470.7680).
Cell is added at (1743.7920 467.7280).
Cell is added at (1743.7920 465.9040).
Cell is added at (1743.7920 462.8640).
Cell is added at (1743.7920 459.2160).
Cell is added at (1743.7920 456.1760).
Cell is added at (1743.7920 454.3520).
Cell is added at (1743.7920 451.3120).
Cell is added at (1743.7920 447.6640).
Cell is added at (1743.7920 444.6240).
Cell is added at (1743.7920 442.8000).
Cell is added at (1743.7920 439.1520).
Cell is added at (1743.7920 436.1120).
Cell is added at (1743.7920 434.2880).
Cell is added at (1743.7920 431.2480).
Cell is added at (1743.7920 427.6000).
Cell is added at (1743.7920 424.5600).
Cell is added at (1743.7920 422.7360).
Cell is added at (1743.7920 420.3040).
Cell is added at (1743.7920 416.0480).
Cell is added at (1743.7920 413.0080).
Cell is added at (1743.7920 411.1840).
Cell is added at (1743.7920 408.1440).
Cell is added at (1743.7920 404.4960).
Cell is added at (1743.7920 401.4560).
Cell is added at (1743.7920 399.6320).
Cell is added at (1743.7920 396.5920).
Cell is added at (1743.7920 392.9440).
Cell is added at (1743.7920 389.9040).
Cell is added at (1743.7920 388.0800).
Cell is added at (1743.7920 385.0400).
Cell is added at (1743.7920 381.3920).
Cell is added at (1743.7920 378.3520).
Cell is added at (1743.7920 376.5280).
Cell is added at (1743.7920 373.4880).
Cell is added at (1743.7920 369.8400).
Cell is added at (1743.7920 368.0160).
Cell is added at (1743.7920 364.9760).
Cell is added at (1743.7920 361.3280).
Cell is added at (1743.7920 358.2880).
Cell is added at (1743.7920 356.4640).
Cell is added at (1743.7920 353.4240).
Cell is added at (1743.7920 349.7760).
Cell is added at (1743.7920 346.7360).
Cell is added at (1743.7920 344.9120).
Cell is added at (1743.7920 341.8720).
Cell is added at (1743.7920 338.2240).
Cell is added at (1743.7920 335.1840).
Cell is added at (1743.7920 333.3600).
Cell is added at (1743.7920 330.3200).
Cell is added at (1743.7920 326.6720).
Cell is added at (1743.7920 323.6320).
Cell is added at (1743.7920 321.8080).
Cell is added at (1743.7920 318.7680).
Cell is added at (1743.7920 315.1200).
Cell is added at (1743.7920 312.0800).
Cell is added at (1743.7920 310.2560).
Cell is added at (1743.7920 307.2160).
Cell is added at (1743.7920 303.5680).
Cell is added at (1743.7920 301.7440).
Cell is added at (1743.7920 298.7040).
Cell is added at (1743.7920 295.0560).
Cell is added at (1743.7920 292.0160).
Cell is added at (1743.7920 290.1920).
Cell is added at (1743.7920 287.1520).
Cell is added at (1743.7920 283.5040).
Cell is added at (1743.7920 280.4640).
Cell is added at (1743.7920 278.6400).
Cell is added at (1743.7920 275.6000).
Cell is added at (1743.7920 271.9520).
Cell is added at (1743.7920 268.9120).
Cell is added at (1743.7920 267.0880).
Cell is added at (1743.7920 264.0480).
Cell is added at (1743.7920 260.4000).
Cell is added at (1743.7920 257.3600).
Cell is added at (1743.7920 255.5360).
Cell is added at (1743.7920 252.4960).
Cell is added at (1743.7920 248.8480).
Cell is added at (1743.7920 245.8080).
Cell is added at (1743.7920 243.9840).
Cell is added at (1743.7920 240.9440).
Cell is added at (1743.7920 237.2960).
Cell is added at (1743.7920 234.2560).
Cell is added at (1743.7920 232.4320).
Cell is added at (1743.7920 228.7840).
Cell is added at (1743.7920 225.7440).
Cell is added at (1743.7920 223.9200).
Cell is added at (1743.7920 220.8800).
Cell is added at (1743.7920 217.2320).
Cell is added at (1743.7920 214.1920).
Cell is added at (1743.7920 212.3680).
Cell is added at (1743.7920 209.3280).
Cell is added at (1743.7920 205.6800).
Cell is added at (1743.7920 202.6400).
Cell is added at (1743.7920 200.8160).
Cell is added at (1743.7920 197.7760).
Cell is added at (1743.7920 194.1280).
Cell is added at (1743.7920 191.0880).
Cell is added at (1743.7920 189.2640).
Cell is added at (1743.7920 186.2240).
Cell is added at (1743.7920 182.5760).
Cell is added at (1743.7920 179.5360).
Cell is added at (1743.7920 177.7120).
Cell is added at (1743.7920 174.6720).
Cell is added at (1743.7920 171.0240).
Cell is added at (1743.7920 167.9840).
Cell is added at (1743.7920 166.1600).
Cell is added at (1743.7920 163.1200).
Cell is added at (1743.7920 159.4720).
Cell is added at (1743.7920 157.6480).
Cell is added at (1743.7920 154.6080).
Cell is added at (1743.7920 150.9600).
Cell is added at (1743.7920 147.9200).
Cell is added at (1743.7920 146.0960).
Cell is added at (1743.7920 143.0560).
Cell is added at (1743.7920 139.4080).
Cell is added at (1743.7920 136.3680).
Cell is added at (1743.7920 134.5440).
Cell is added at (1743.7920 131.5040).
Cell is added at (1743.7920 127.8560).
Cell is added at (1743.7920 124.8160).
Cell is added at (1743.7920 122.9920).
Cell is added at (1743.7920 119.9520).
Cell is added at (1743.7920 116.3040).
Cell is added at (1743.7920 113.2640).
Cell is added at (1743.7920 111.4400).
Cell is added at (1743.7920 108.4000).
Cell is added at (1743.7920 104.7520).
Cell is added at (1743.7920 101.7120).
Cell is added at (1743.7920 99.8880).
Cell is added at (1743.7920 96.8480).
Cell is added at (1743.7920 93.2000).
Cell is added at (1743.7920 91.3760).
Cell is added at (1743.7920 88.3360).
Cell is added at (1743.7920 84.6880).
Cell is added at (1743.7920 81.6480).
Cell is added at (1743.7920 79.8240).
Cell is added at (1743.7920 76.7840).
Cell is added at (1743.7920 73.1360).
Cell is added at (1743.7920 70.0960).
Cell is added at (1743.7920 68.2720).
Cell is added at (1743.7920 65.2320).
Cell is added at (1743.7920 61.5840).
Cell is added at (1743.7920 58.5440).
Cell is added at (1743.7920 56.7200).
Cell is added at (1743.7920 53.6800).
Cell is added at (1743.7920 50.0320).
Cell is added at (1743.7920 46.9920).
Cell is added at (1743.7920 45.1680).
Cell is added at (1743.7920 42.1280).
Cell is added at (1743.7920 38.4800).
Cell is added at (1743.7920 35.4400).
Cell is added at (1743.7920 33.6160).
Cell is added at (1743.7920 30.5760).
Cell is added at (1743.7920 26.9280).
Cell is added at (1743.7920 23.8880).
Cell is added at (1743.7920 22.0640).
Cell is added at (1743.7920 18.4160).
Cell is added at (1743.7920 15.3760).
Cell is added at (1743.7920 13.5520).
Cell is added at (1743.7920 10.5120).
Cell is added at (1743.7920 8.0800).
Cell is added at (1743.7920 6.8640).
Cell is added at (1743.7920 5.6480).
Cell is added at (1743.7920 482.3200).
Cell is added at (1743.7920 483.5360).
Cell is added at (1743.7920 484.7520).
Cell is added at (1743.7920 485.9680).
Cell is added at (1743.7920 486.5760).
Cell is added at (1743.7920 487.7920).
Cell is added at (1743.7920 489.0080).
Cell is added at (1743.7920 489.6160).
Cell is added at (1743.7920 490.8320).
Cell is added at (1743.7920 492.0480).
Cell is added at (1743.7920 492.6560).
Cell is added at (1743.7920 493.8720).
Cell is added at (1743.7920 495.0880).
Cell is added at (1743.7920 496.3040).
Cell is added at (1743.7920 497.5200).
Cell is added at (1743.7920 498.1280).
Cell is added at (1743.7920 499.3440).
Cell is added at (1743.7920 500.5600).
Cell is added at (1743.7920 501.1680).
Cell is added at (1743.7920 502.3840).
Cell is added at (1743.7920 503.6000).
Cell is added at (1743.7920 504.2080).
Cell is added at (1743.7920 505.4240).
Cell is added at (1743.7920 506.6400).
Cell is added at (1743.7920 507.8560).
Cell is added at (1743.7920 509.0720).
Cell is added at (1743.7920 509.6800).
Cell is added at (1743.7920 510.8960).
Cell is added at (1743.7920 512.1120).
Cell is added at (1743.7920 512.7200).
Cell is added at (1743.7920 513.9360).
Cell is added at (1743.7920 515.1520).
Cell is added at (1743.7920 516.3680).
Cell is added at (1743.7920 517.5840).
Cell is added at (1743.7920 518.1920).
Cell is added at (1743.7920 519.4080).
Cell is added at (1743.7920 520.6240).
Cell is added at (1743.7920 521.2320).
Cell is added at (1743.7920 522.4480).
Cell is added at (1743.7920 523.6640).
Cell is added at (1743.7920 524.2720).
Cell is added at (1743.7920 525.4880).
Cell is added at (1743.7920 526.7040).
Cell is added at (1743.7920 527.9200).
Cell is added at (1743.7920 529.1360).
Cell is added at (1743.7920 529.7440).
Cell is added at (1743.7920 530.9600).
Cell is added at (1743.7920 532.1760).
Cell is added at (1743.7920 532.7840).
Cell is added at (1743.7920 534.0000).
Cell is added at (1743.7920 535.2160).
Cell is added at (1743.7920 535.8240).
Cell is added at (1743.7920 537.0400).
Cell is added at (1743.7920 538.2560).
Cell is added at (1743.7920 539.4720).
Cell is added at (1743.7920 540.6880).
Cell is added at (1743.7920 541.2960).
Cell is added at (1743.7920 542.5120).
Cell is added at (1743.7920 543.7280).
Cell is added at (1743.7920 544.3360).
Cell is added at (1743.7920 545.5520).
Cell is added at (1743.7920 546.7680).
Cell is added at (1743.7920 547.3760).
Cell is added at (1743.7920 548.5920).
Cell is added at (1743.7920 549.8080).
Cell is added at (1743.7920 551.0240).
Cell is added at (1743.7920 552.2400).
Cell is added at (1743.7920 552.8480).
Cell is added at (1743.7920 554.0640).
Cell is added at (1743.7920 555.2800).
Cell is added at (1743.7920 555.8880).
Cell is added at (1743.7920 557.1040).
Cell is added at (1743.7920 558.3200).
Cell is added at (1743.7920 558.9280).
Cell is added at (1743.7920 560.1440).
Cell is added at (1743.7920 561.3600).
Cell is added at (1743.7920 562.5760).
Cell is added at (1743.7920 563.7920).
Cell is added at (1743.7920 564.4000).
Cell is added at (1743.7920 565.6160).
Cell is added at (1743.7920 566.8320).
Cell is added at (1743.7920 567.4400).
Cell is added at (1743.7920 568.6560).
Cell is added at (1743.7920 569.8720).
Cell is added at (1743.7920 570.4800).
Cell is added at (1743.7920 571.6960).
Cell is added at (1743.7920 572.9120).
Cell is added at (1743.7920 574.1280).
Cell is added at (1743.7920 575.3440).
Cell is added at (1743.7920 575.9520).
Cell is added at (1743.7920 577.1680).
Cell is added at (1743.7920 578.3840).
Cell is added at (1743.7920 578.9920).
Cell is added at (1743.7920 580.2080).
Cell is added at (1743.7920 581.4240).
Cell is added at (1743.7920 582.6400).
Cell is added at (1743.7920 583.8560).
Cell is added at (1743.7920 584.4640).
Cell is added at (1743.7920 585.6800).
Cell is added at (1743.7920 586.8960).
Cell is added at (1743.7920 587.5040).
Cell is added at (1743.7920 588.7200).
Cell is added at (1743.7920 589.9360).
Cell is added at (1743.7920 590.5440).
Cell is added at (1743.7920 591.7600).
Cell is added at (1743.7920 592.9760).
Cell is added at (1743.7920 594.1920).
Cell is added at (1743.7920 595.4080).
Cell is added at (1743.7920 596.0160).
Cell is added at (1743.7920 597.2320).
Cell is added at (1743.7920 598.4480).
Cell is added at (1743.7920 599.0560).
Cell is added at (1743.7920 600.2720).
Cell is added at (1743.7920 601.4880).
Cell is added at (1743.7920 602.0960).
Cell is added at (1743.7920 603.3120).
Cell is added at (1743.7920 604.5280).
Cell is added at (1743.7920 605.7440).
Cell is added at (1743.7920 606.9600).
Cell is added at (1743.7920 607.5680).
Cell is added at (1743.7920 608.7840).
Cell is added at (1743.7920 610.0000).
Cell is added at (1743.7920 610.6080).
Cell is added at (1743.7920 611.8240).
Cell is added at (1743.7920 613.0400).
Cell is added at (1743.7920 613.6480).
Cell is added at (1743.7920 614.8640).
Cell is added at (1743.7920 616.0800).
Cell is added at (1743.7920 617.2960).
Cell is added at (1743.7920 618.5120).
Cell is added at (1743.7920 619.1200).
Cell is added at (1743.7920 620.3360).
Cell is added at (1743.7920 621.5520).
Cell is added at (1743.7920 622.1600).
Cell is added at (1743.7920 623.3760).
Cell is added at (1743.7920 624.5920).
Cell is added at (1743.7920 6.8640).
Cell is added at (1743.7920 9.2960).
Cell is added at (1743.7920 11.7280).
Cell is added at (1743.7920 14.1600).
Cell is added at (1743.7920 16.5920).
Cell is added at (1743.7920 19.0240).
Cell is added at (1743.7920 21.4560).
Cell is added at (1743.7920 23.8880).
Cell is added at (1743.7920 26.3200).
Cell is added at (1743.7920 28.7520).
Cell is added at (1743.7920 31.1840).
Cell is added at (1743.7920 33.6160).
Cell is added at (1743.7920 36.0480).
Cell is added at (1743.7920 38.4800).
Cell is added at (1743.7920 40.9120).
Cell is added at (1743.7920 43.3440).
Cell is added at (1743.7920 45.7760).
Cell is added at (1743.7920 48.2080).
Cell is added at (1743.7920 50.6400).
Cell is added at (1743.7920 53.0720).
Cell is added at (1743.7920 55.5040).
Cell is added at (1743.7920 57.9360).
Cell is added at (1743.7920 60.3680).
Cell is added at (1743.7920 62.8000).
Cell is added at (1743.7920 65.2320).
Cell is added at (1743.7920 67.6640).
Cell is added at (1743.7920 70.0960).
Cell is added at (1743.7920 72.5280).
Cell is added at (1743.7920 74.9600).
Cell is added at (1743.7920 77.3920).
Cell is added at (1743.7920 79.8240).
Cell is added at (1743.7920 82.2560).
Cell is added at (1743.7920 84.6880).
Cell is added at (1743.7920 87.1200).
Cell is added at (1743.7920 89.5520).
Cell is added at (1743.7920 91.9840).
Cell is added at (1743.7920 94.4160).
Cell is added at (1743.7920 96.8480).
Cell is added at (1743.7920 99.2800).
Cell is added at (1743.7920 101.7120).
Cell is added at (1743.7920 104.1440).
Cell is added at (1743.7920 106.5760).
Cell is added at (1743.7920 109.0080).
Cell is added at (1743.7920 111.4400).
Cell is added at (1743.7920 113.8720).
Cell is added at (1743.7920 116.3040).
Cell is added at (1743.7920 118.7360).
Cell is added at (1743.7920 121.1680).
Cell is added at (1743.7920 123.6000).
Cell is added at (1743.7920 126.0320).
Cell is added at (1743.7920 128.4640).
Cell is added at (1743.7920 130.8960).
Cell is added at (1743.7920 133.3280).
Cell is added at (1743.7920 135.7600).
Cell is added at (1743.7920 138.1920).
Cell is added at (1743.7920 140.6240).
Cell is added at (1743.7920 143.0560).
Cell is added at (1743.7920 145.4880).
Cell is added at (1743.7920 147.9200).
Cell is added at (1743.7920 150.3520).
Cell is added at (1743.7920 152.7840).
Cell is added at (1743.7920 155.2160).
Cell is added at (1743.7920 157.6480).
Cell is added at (1743.7920 160.0800).
Cell is added at (1743.7920 162.5120).
Cell is added at (1743.7920 164.9440).
Cell is added at (1743.7920 167.3760).
Cell is added at (1743.7920 169.8080).
Cell is added at (1743.7920 172.2400).
Cell is added at (1743.7920 174.6720).
Cell is added at (1743.7920 177.1040).
Cell is added at (1743.7920 179.5360).
Cell is added at (1743.7920 181.9680).
Cell is added at (1743.7920 184.4000).
Cell is added at (1743.7920 186.8320).
Cell is added at (1743.7920 189.2640).
Cell is added at (1743.7920 191.6960).
Cell is added at (1743.7920 194.1280).
Cell is added at (1743.7920 196.5600).
Cell is added at (1743.7920 198.9920).
Cell is added at (1743.7920 201.4240).
Cell is added at (1743.7920 203.8560).
Cell is added at (1743.7920 206.2880).
Cell is added at (1743.7920 208.7200).
Cell is added at (1743.7920 8.6880).
Cell is added at (1743.7920 11.7280).
Cell is added at (1743.7920 14.7680).
Cell is added at (1743.7920 17.8080).
Cell is added at (1743.7920 20.2400).
Cell is added at (1743.7920 23.2800).
Cell is added at (1743.7920 26.3200).
Cell is added at (1743.7920 28.7520).
Cell is added at (1743.7920 31.7920).
Cell is added at (1743.7920 34.8320).
Cell is added at (1743.7920 37.8720).
Cell is added at (1743.7920 40.3040).
Cell is added at (1743.7920 43.3440).
Cell is added at (1743.7920 46.3840).
Cell is added at (1743.7920 49.4240).
Cell is added at (1743.7920 51.8560).
Cell is added at (1743.7920 54.8960).
Cell is added at (1743.7920 57.9360).
Cell is added at (1743.7920 60.9760).
Cell is added at (1743.7920 63.4080).
Cell is added at (1743.7920 66.4480).
Cell is added at (1743.7920 69.4880).
Cell is added at (1743.7920 72.5280).
Cell is added at (1743.7920 74.9600).
Cell is added at (1743.7920 78.0000).
Cell is added at (1743.7920 81.0400).
Cell is added at (1743.7920 84.0800).
Cell is added at (1743.7920 86.5120).
Cell is added at (1743.7920 89.5520).
Cell is added at (1743.7920 92.5920).
Cell is added at (1743.7920 95.0240).
Cell is added at (1743.7920 98.0640).
Cell is added at (1743.7920 101.1040).
Cell is added at (1743.7920 104.1440).
Cell is added at (1743.7920 106.5760).
Cell is added at (1743.7920 109.6160).
Cell is added at (1743.7920 112.6560).
Cell is added at (1743.7920 115.6960).
Cell is added at (1743.7920 118.1280).
Cell is added at (1743.7920 121.1680).
Cell is added at (1743.7920 124.2080).
Cell is added at (1743.7920 127.2480).
Cell is added at (1743.7920 129.6800).
Cell is added at (1743.7920 132.7200).
Cell is added at (1743.7920 135.7600).
Cell is added at (1743.7920 138.8000).
Cell is added at (1743.7920 141.2320).
Cell is added at (1743.7920 144.2720).
Cell is added at (1743.7920 147.3120).
Cell is added at (1743.7920 150.3520).
Cell is added at (1743.7920 152.7840).
Cell is added at (1743.7920 155.8240).
Cell is added at (1743.7920 158.8640).
Cell is added at (1743.7920 161.2960).
Cell is added at (1743.7920 164.3360).
Cell is added at (1743.7920 167.3760).
Cell is added at (1743.7920 170.4160).
Cell is added at (1743.7920 172.8480).
Cell is added at (1743.7920 175.8880).
Cell is added at (1743.7920 178.9280).
Cell is added at (1743.7920 181.9680).
Cell is added at (1743.7920 184.4000).
Cell is added at (1743.7920 187.4400).
Cell is added at (1743.7920 190.4800).
Cell is added at (1743.7920 193.5200).
Cell is added at (1743.7920 195.9520).
Cell is added at (1743.7920 198.9920).
Cell is added at (1743.7920 202.0320).
Cell is added at (1743.7920 205.0720).
Cell is added at (1743.7920 207.5040).
Cell is added at (1743.7920 211.1520).
Cell is added at (1743.7920 213.5840).
Cell is added at (1743.7920 216.0160).
Cell is added at (1743.7920 218.4480).
Cell is added at (1743.7920 220.8800).
Cell is added at (1743.7920 223.3120).
Cell is added at (1743.7920 225.7440).
Cell is added at (1743.7920 228.1760).
Cell is added at (1743.7920 230.6080).
Cell is added at (1743.7920 233.0400).
Cell is added at (1743.7920 235.4720).
Cell is added at (1743.7920 237.9040).
Cell is added at (1743.7920 240.3360).
Cell is added at (1743.7920 242.7680).
Cell is added at (1743.7920 245.2000).
Cell is added at (1743.7920 247.6320).
Cell is added at (1743.7920 250.0640).
Cell is added at (1743.7920 252.4960).
Cell is added at (1743.7920 254.9280).
Cell is added at (1743.7920 257.3600).
{boundary_buffer boundary_buffer_1 boundary_buffer_2 boundary_buffer_3 boundary_buffer_4 boundary_buffer_5 boundary_buffer_6 boundary_buffer_7 boundary_buffer_8 boundary_buffer_9 boundary_buffer_10 boundary_buffer_11 boundary_buffer_12 boundary_buffer_13 boundary_buffer_14 boundary_buffer_15 boundary_buffer_16 boundary_buffer_17 boundary_buffer_18 boundary_buffer_19 boundary_buffer_20 boundary_buffer_21 boundary_buffer_22 boundary_buffer_23 boundary_buffer_24 boundary_buffer_25 boundary_buffer_26 boundary_buffer_27 boundary_buffer_28 boundary_buffer_29 boundary_buffer_30 boundary_buffer_31 boundary_buffer_32 boundary_buffer_33 boundary_buffer_34 boundary_buffer_35 boundary_buffer_36 boundary_buffer_37 boundary_buffer_38 boundary_buffer_39 boundary_buffer_40 boundary_buffer_41 boundary_buffer_42 boundary_buffer_43 boundary_buffer_44 boundary_buffer_45 boundary_buffer_46 boundary_buffer_47 boundary_buffer_48 boundary_buffer_49 boundary_buffer_50 boundary_buffer_51 boundary_buffer_52 boundary_buffer_53 boundary_buffer_54 boundary_buffer_55 boundary_buffer_56 boundary_buffer_57 boundary_buffer_58 boundary_buffer_59 boundary_buffer_60 boundary_buffer_61 boundary_buffer_62 boundary_buffer_63 boundary_buffer_64 boundary_buffer_65 boundary_buffer_66 boundary_buffer_67 boundary_buffer_68 boundary_buffer_69 boundary_buffer_70 boundary_buffer_71 boundary_buffer_72 boundary_buffer_73 boundary_buffer_74 boundary_buffer_75 boundary_buffer_76 boundary_buffer_77 boundary_buffer_78 boundary_buffer_79 boundary_buffer_80 boundary_buffer_81 boundary_buffer_82 boundary_buffer_83 boundary_buffer_84 boundary_buffer_85 boundary_buffer_86 boundary_buffer_87 boundary_buffer_88 boundary_buffer_89 boundary_buffer_90 boundary_buffer_91 boundary_buffer_92 boundary_buffer_93 boundary_buffer_94 boundary_buffer_95 boundary_buffer_96 boundary_buffer_97 boundary_buffer_98 boundary_buffer_99 ...}
add_buffer -inverter_pair -new_net_names boundary_net -new_cell_names boundary_buffer -lib_cell saed32_rvt|saed32_rvt_std/INVX4_RVT [get_port clk]
Cell is added at (1743.7920 613.6480).
Cell is added at (1743.7920 613.6480).
{boundary_buffer_0 boundary_buffer_1_1}
magnet_placement -cells [get_cells -p *boundary_buffer*] $port_no_ISO
Information: Starting 'magnet_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:35 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
Information: The command 'magnet_placement' cleared the undo history. (UNDO-016)
Warning: Tracing stops at net boundary_net_4 since the net has fanout number over the threshold. (MP-002)
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0808 seconds to build cellmap data
Total 0.0008 seconds to load 0 cell instances into cellmap
Moveable cells: 0; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Information: Creating advanced legalizer rule checker.
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
Information: extended cellmap search is on; max legality trials is 5000
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 19 elements -- 0 drcFail 19 drcOk
Place Cache read: 3 libcells referenced from 1 libs
Place Cache read: 19 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 19 elements -- 3 drcFail 16 drcOk
Access Cache read: 3 libcells referenced from 1 libs
Access Cache read: 19 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Global context for advanced legalizer is ready.
Information: Pulling level 1 cell boundary_buffer_1_1 from (17437920, 6136480) to (17410320, 6156240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer from (17437920, 6209440) to (17407280, 6223120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_1 from (17437920, 6185120) to (17407280, 6189680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_2 from (17437920, 6160800) to (17407280, 6156240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_3 from (17437920, 6112160) to (17407280, 6122800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_4 from (17437920, 6087840) to (17407280, 6089360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_5 from (17437920, 6063520) to (17407280, 6055920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_6 from (17437920, 6039200) to (17407280, 6055920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_7 from (17437920, 6014880) to (17407280, 6022480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_8 from (17437920, 5990560) to (17407280, 5989040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_9 from (17437920, 5941920) to (17407280, 5955600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_10 from (17437920, 5917600) to (17407280, 5922160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_11 from (17437920, 5893280) to (17407280, 5888720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_12 from (17437920, 4215200) to (17407280, 4216720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_13 from (17437920, 4233440) to (17407280, 4250160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_14 from (17437920, 4257760) to (17407280, 4250160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_15 from (17437920, 4263840) to (17407280, 4283600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_16 from (17437920, 4288160) to (17407280, 4283600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_17 from (17437920, 4300320) to (17407280, 4317040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_18 from (17437920, 4318560) to (17407280, 4317040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_19 from (17437920, 4330720) to (17407280, 4350480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_20 from (17437920, 4348960) to (17407280, 4350480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_21 from (17437920, 4373280) to (17407280, 4383920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_22 from (17437920, 4379360) to (17407280, 4383920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_23 from (17437920, 4403680) to (17407280, 4417360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_24 from (17437920, 4415840) to (17407280, 4417360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_25 from (17437920, 4434080) to (17407280, 4450800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_26 from (17437920, 4458400) to (17407280, 4450800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_27 from (17437920, 4464480) to (17407280, 4484240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_28 from (17437920, 4488800) to (17407280, 4484240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_29 from (17437920, 4500960) to (17407280, 4517680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_30 from (17437920, 4519200) to (17407280, 4517680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_31 from (17437920, 4531360) to (17407280, 4551120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_32 from (17437920, 4549600) to (17407280, 4551120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_33 from (17437920, 4573920) to (17407280, 4584560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_34 from (17437920, 4580000) to (17407280, 4584560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_35 from (17437920, 4604320) to (17407280, 4618000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_36 from (17437920, 4616480) to (17407280, 4618000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_37 from (17437920, 4634720) to (17407280, 4651440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_38 from (17437920, 4646880) to (17407280, 4651440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_39 from (17437920, 4665120) to (17407280, 4684880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_40 from (17437920, 4689440) to (17407280, 4684880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_41 from (17437920, 4695520) to (17407280, 4718320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_42 from (17437920, 4719840) to (17407280, 4718320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_43 from (17437920, 4732000) to (17407280, 4751760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_44 from (17437920, 4750240) to (17407280, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_45 from (17437920, 4762400) to (17407280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_46 from (17437920, 4780640) to (17407280, 4785200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_47 from (17437920, 4804960) to (17407280, 4818640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_48 from (17437920, 4811040) to (17407280, 4818640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_49 from (17437920, 4792800) to (17392080, 4785200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_50 from (17437920, 4774560) to (17392080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_51 from (17437920, 4744160) to (17392080, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_52 from (17437920, 4707680) to (17392080, 4718320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_53 from (17437920, 4677280) to (17392080, 4684880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_54 from (17437920, 4659040) to (17392080, 4651440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_55 from (17437920, 4628640) to (17392080, 4651440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_56 from (17437920, 4592160) to (17392080, 4584560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_57 from (17437920, 4561760) to (17392080, 4584560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_58 from (17437920, 4543520) to (17392080, 4551120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_59 from (17437920, 4513120) to (17392080, 4517680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_60 from (17437920, 4476640) to (17392080, 4484240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_61 from (17437920, 4446240) to (17392080, 4450800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_62 from (17437920, 4428000) to (17392080, 4450800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_63 from (17437920, 4391520) to (17392080, 4383920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_64 from (17437920, 4361120) to (17392080, 4383920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_65 from (17437920, 4342880) to (17392080, 4350480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_66 from (17437920, 4312480) to (17392080, 4317040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_67 from (17437920, 4276000) to (17392080, 4283600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_68 from (17437920, 4245600) to (17392080, 4250160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_69 from (17437920, 4227360) to (17392080, 4250160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_70 from (17437920, 4203040) to (17407280, 4216720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_71 from (17437920, 4160480) to (17407280, 4183280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_72 from (17437920, 4130080) to (17407280, 4149840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_73 from (17437920, 4111840) to (17407280, 4116400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_74 from (17437920, 4081440) to (17407280, 4082960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_75 from (17437920, 4044960) to (17407280, 4049520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_76 from (17437920, 4014560) to (17407280, 4016080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_77 from (17437920, 3996320) to (17407280, 4016080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_78 from (17437920, 3965920) to (17407280, 3982640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_79 from (17437920, 3929440) to (17407280, 3949200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_80 from (17437920, 3899040) to (17407280, 3915760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_81 from (17437920, 3880800) to (17407280, 3882320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_82 from (17437920, 3850400) to (17407280, 3848880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_83 from (17437920, 3813920) to (17407280, 3815440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_84 from (17437920, 3783520) to (17407280, 3782000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_85 from (17437920, 3765280) to (17407280, 3782000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_86 from (17437920, 3734880) to (17407280, 3748560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_87 from (17437920, 3698400) to (17407280, 3715120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_88 from (17437920, 3680160) to (17407280, 3681680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_89 from (17437920, 3649760) to (17407280, 3648240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_90 from (17437920, 3613280) to (17407280, 3614800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_91 from (17437920, 3582880) to (17407280, 3581360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_92 from (17437920, 3564640) to (17407280, 3581360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_93 from (17437920, 3534240) to (17407280, 3547920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_94 from (17437920, 3497760) to (17407280, 3514480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_95 from (17437920, 3467360) to (17407280, 3481040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_96 from (17437920, 3449120) to (17407280, 3447600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_97 from (17437920, 3418720) to (17407280, 3414160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_98 from (17437920, 3382240) to (17407280, 3380720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_99 from (17437920, 3351840) to (17407280, 3347280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_100 from (17437920, 3333600) to (17407280, 3347280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_101 from (17437920, 3303200) to (17407280, 3313840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_102 from (17437920, 3266720) to (17407280, 3280400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_103 from (17437920, 3236320) to (17407280, 3246960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_104 from (17437920, 3218080) to (17407280, 3213520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_105 from (17437920, 3187680) to (17407280, 3180080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_106 from (17437920, 3151200) to (17407280, 3146640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_107 from (17437920, 3120800) to (17407280, 3113200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_108 from (17437920, 3102560) to (17407280, 3113200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_109 from (17437920, 3072160) to (17407280, 3079760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_110 from (17437920, 3035680) to (17407280, 3046320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_111 from (17437920, 3017440) to (17407280, 3012880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_112 from (17437920, 2987040) to (17407280, 2979440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_113 from (17437920, 2950560) to (17407280, 2946000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_114 from (17437920, 2920160) to (17407280, 2912560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_115 from (17437920, 2901920) to (17407280, 2912560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_116 from (17437920, 2871520) to (17407280, 2879120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_117 from (17437920, 2835040) to (17407280, 2845680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_118 from (17437920, 2804640) to (17407280, 2812240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_119 from (17437920, 2786400) to (17407280, 2778800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_120 from (17437920, 2756000) to (17407280, 2778800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_121 from (17437920, 2719520) to (17407280, 2711920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_122 from (17437920, 2689120) to (17407280, 2711920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_123 from (17437920, 2670880) to (17407280, 2678480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_124 from (17437920, 2640480) to (17407280, 2645040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_125 from (17437920, 2604000) to (17407280, 2611600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_126 from (17437920, 2573600) to (17407280, 2578160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_127 from (17437920, 2555360) to (17407280, 2578160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_128 from (17437920, 2524960) to (17407280, 2544720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_129 from (17437920, 2488480) to (17407280, 2511280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_130 from (17437920, 2458080) to (17407280, 2477840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_131 from (17437920, 2439840) to (17407280, 2444400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_132 from (17437920, 2409440) to (17407280, 2410960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_133 from (17437920, 2372960) to (17407280, 2377520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_134 from (17437920, 2342560) to (17407280, 2344080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_135 from (17437920, 2324320) to (17407280, 2344080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_136 from (17437920, 2287840) to (17407280, 2310640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_137 from (17437920, 2257440) to (17407280, 2277200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_138 from (17437920, 2239200) to (17407280, 2243760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_139 from (17437920, 2208800) to (17407280, 2210320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_140 from (17437920, 2172320) to (17407280, 2176880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_141 from (17437920, 2141920) to (17407280, 2143440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_142 from (17437920, 2123680) to (17407280, 2143440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_143 from (17437920, 2093280) to (17407280, 2110000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_144 from (17437920, 2056800) to (17407280, 2076560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_145 from (17437920, 2026400) to (17407280, 2043120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_146 from (17437920, 2008160) to (17407280, 2009680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_147 from (17437920, 1977760) to (17407280, 1976240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_148 from (17437920, 1941280) to (17407280, 1942800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_149 from (17437920, 1910880) to (17407280, 1909360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_150 from (17437920, 1892640) to (17407280, 1909360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_151 from (17437920, 1862240) to (17407280, 1875920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_152 from (17437920, 1825760) to (17407280, 1842480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_153 from (17437920, 1795360) to (17407280, 1809040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_154 from (17437920, 1777120) to (17407280, 1775600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_155 from (17437920, 1746720) to (17407280, 1742160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_156 from (17437920, 1710240) to (17407280, 1708720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_157 from (17437920, 1679840) to (17407280, 1675280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_158 from (17437920, 1661600) to (17407280, 1675280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_159 from (17437920, 1631200) to (17407280, 1641840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_160 from (17437920, 1594720) to (17407280, 1608400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_161 from (17437920, 1576480) to (17407280, 1574960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_162 from (17437920, 1546080) to (17407280, 1541520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_163 from (17437920, 1509600) to (17407280, 1508080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_164 from (17437920, 1479200) to (17407280, 1474640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_165 from (17437920, 1460960) to (17407280, 1474640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_166 from (17437920, 1430560) to (17407280, 1441200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_167 from (17437920, 1394080) to (17407280, 1407760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_168 from (17437920, 1363680) to (17407280, 1374320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_169 from (17437920, 1345440) to (17407280, 1340880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_170 from (17437920, 1315040) to (17407280, 1307440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_171 from (17437920, 1278560) to (17407280, 1274000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_172 from (17437920, 1248160) to (17407280, 1240560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_173 from (17437920, 1229920) to (17407280, 1240560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_174 from (17437920, 1199520) to (17407280, 1207120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_175 from (17437920, 1163040) to (17407280, 1173680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_176 from (17437920, 1132640) to (17407280, 1140240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_177 from (17437920, 1114400) to (17407280, 1106800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_178 from (17437920, 1084000) to (17407280, 1106800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_179 from (17437920, 1047520) to (17407280, 1039920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_180 from (17437920, 1017120) to (17407280, 1039920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_181 from (17437920, 998880) to (17407280, 1006480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_182 from (17437920, 968480) to (17407280, 973040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_183 from (17437920, 932000) to (17407280, 939600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_184 from (17437920, 913760) to (17407280, 906160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_185 from (17437920, 883360) to (17407280, 906160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_186 from (17437920, 846880) to (17407280, 839280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_187 from (17437920, 816480) to (17407280, 839280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_188 from (17437920, 798240) to (17407280, 805840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_189 from (17437920, 767840) to (17407280, 772400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_190 from (17437920, 731360) to (17407280, 738960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_191 from (17437920, 700960) to (17407280, 705520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_192 from (17437920, 682720) to (17407280, 705520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_193 from (17437920, 652320) to (17407280, 672080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_194 from (17437920, 615840) to (17407280, 638640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_195 from (17437920, 585440) to (17407280, 605200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_196 from (17437920, 567200) to (17407280, 571760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_197 from (17437920, 536800) to (17407280, 538320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_198 from (17437920, 500320) to (17407280, 504880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_199 from (17437920, 469920) to (17407280, 471440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_200 from (17437920, 451680) to (17407280, 471440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_201 from (17437920, 421280) to (17407280, 438000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_202 from (17437920, 384800) to (17407280, 404560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_203 from (17437920, 354400) to (17407280, 371120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_204 from (17437920, 336160) to (17407280, 337680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_205 from (17437920, 305760) to (17407280, 304240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_206 from (17437920, 269280) to (17407280, 270800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_207 from (17437920, 238880) to (17407280, 237360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_208 from (17437920, 220640) to (17407280, 237360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_209 from (17437920, 184160) to (17407280, 203920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_210 from (17437920, 153760) to (17407280, 170480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_211 from (17437920, 135520) to (17407280, 137040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_212 from (17437920, 105120) to (17407280, 103600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_213 from (17437920, 80800) to (17407280, 103600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_214 from (17437920, 68640) to (17407280, 70160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_215 from (17437920, 56480) to (17407280, 70160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_216 from (17437920, 4823200) to (17407280, 4852080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_217 from (17437920, 4835360) to (17407280, 4852080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_218 from (17437920, 4847520) to (17407280, 4885520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_219 from (17437920, 4859680) to (17407280, 4885520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_220 from (17437920, 4865760) to (17392080, 4885520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_221 from (17437920, 4877920) to (17407280, 4918960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_222 from (17437920, 4890080) to (17392080, 4885520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_223 from (17437920, 4896160) to (17407280, 4918960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_224 from (17437920, 4908320) to (17392080, 4918960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_225 from (17437920, 4920480) to (17407280, 4952400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_226 from (17437920, 4926560) to (17407280, 4952400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_227 from (17437920, 4938720) to (17392080, 4952400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_228 from (17437920, 4950880) to (17407280, 4985840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_229 from (17437920, 4963040) to (17407280, 4985840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_230 from (17437920, 4975200) to (17392080, 4985840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_231 from (17437920, 4981280) to (17407280, 5019280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_232 from (17437920, 4993440) to (17407280, 5019280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_233 from (17437920, 5005600) to (17392080, 5019280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_234 from (17437920, 5011680) to (17407280, 5052720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_235 from (17437920, 5023840) to (17392080, 5019280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_236 from (17437920, 5036000) to (17407280, 5052720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_237 from (17437920, 5042080) to (17392080, 5052720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_238 from (17437920, 5054240) to (17407280, 5086160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_239 from (17437920, 5066400) to (17407280, 5086160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_240 from (17437920, 5078560) to (17407280, 5119600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_241 from (17437920, 5090720) to (17392080, 5086160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_242 from (17437920, 5096800) to (17407280, 5119600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_243 from (17437920, 5108960) to (17392080, 5119600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_244 from (17437920, 5121120) to (17407280, 5153040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_245 from (17437920, 5127200) to (17407280, 5153040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_246 from (17437920, 5139360) to (17392080, 5153040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_247 from (17437920, 5151520) to (17407280, 5186480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_248 from (17437920, 5163680) to (17407280, 5186480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_249 from (17437920, 5175840) to (17392080, 5186480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_250 from (17437920, 5181920) to (17407280, 5219920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_251 from (17437920, 5194080) to (17407280, 5219920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_252 from (17437920, 5206240) to (17392080, 5219920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_253 from (17437920, 5212320) to (17407280, 5253360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_254 from (17437920, 5224480) to (17392080, 5219920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_255 from (17437920, 5236640) to (17407280, 5253360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_256 from (17437920, 5242720) to (17392080, 5253360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_257 from (17437920, 5254880) to (17407280, 5286800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_258 from (17437920, 5267040) to (17407280, 5286800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_259 from (17437920, 5279200) to (17407280, 5320240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_260 from (17437920, 5291360) to (17392080, 5286800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_261 from (17437920, 5297440) to (17407280, 5320240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_262 from (17437920, 5309600) to (17392080, 5320240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_263 from (17437920, 5321760) to (17407280, 5353680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_264 from (17437920, 5327840) to (17407280, 5353680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_265 from (17437920, 5340000) to (17392080, 5353680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_266 from (17437920, 5352160) to (17407280, 5387120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_267 from (17437920, 5358240) to (17392080, 5353680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_268 from (17437920, 5370400) to (17407280, 5387120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_269 from (17437920, 5382560) to (17407280, 5420560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_270 from (17437920, 5394720) to (17407280, 5420560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_271 from (17437920, 5406880) to (17392080, 5420560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_272 from (17437920, 5412960) to (17407280, 5454000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_273 from (17437920, 5425120) to (17392080, 5420560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_274 from (17437920, 5437280) to (17407280, 5454000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_275 from (17437920, 5443360) to (17392080, 5454000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_276 from (17437920, 5455520) to (17407280, 5487440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_277 from (17437920, 5467680) to (17407280, 5487440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_278 from (17437920, 5473760) to (17392080, 5487440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_279 from (17437920, 5485920) to (17407280, 5520880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_280 from (17437920, 5498080) to (17407280, 5520880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_281 from (17437920, 5510240) to (17392080, 5520880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_282 from (17437920, 5522400) to (17407280, 5554320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_283 from (17437920, 5528480) to (17407280, 5554320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_284 from (17437920, 5540640) to (17392080, 5554320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_285 from (17437920, 5552800) to (17407280, 5587760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_286 from (17437920, 5558880) to (17392080, 5554320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_287 from (17437920, 5571040) to (17407280, 5587760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_288 from (17437920, 5583200) to (17407280, 5621200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_289 from (17437920, 5589280) to (17392080, 5587760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_290 from (17437920, 5601440) to (17407280, 5621200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_291 from (17437920, 5613600) to (17407280, 5654640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_292 from (17437920, 5625760) to (17392080, 5621200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_293 from (17437920, 5637920) to (17407280, 5654640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_294 from (17437920, 5644000) to (17392080, 5654640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_295 from (17437920, 5656160) to (17407280, 5688080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_296 from (17437920, 5668320) to (17407280, 5688080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_297 from (17437920, 5674400) to (17392080, 5688080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_298 from (17437920, 5686560) to (17407280, 5721520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_299 from (17437920, 5698720) to (17407280, 5721520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_300 from (17437920, 5704800) to (17392080, 5721520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_301 from (17437920, 5716960) to (17407280, 5754960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_302 from (17437920, 5729120) to (17407280, 5754960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_303 from (17437920, 5741280) to (17392080, 5754960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_304 from (17437920, 5753440) to (17407280, 5788400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_305 from (17437920, 5759520) to (17392080, 5754960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_306 from (17437920, 5771680) to (17407280, 5788400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_307 from (17437920, 5783840) to (17407280, 5821840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_308 from (17437920, 5789920) to (17392080, 5788400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_309 from (17437920, 5802080) to (17407280, 5821840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_310 from (17437920, 5814240) to (17407280, 5855280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_311 from (17437920, 5826400) to (17392080, 5821840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_312 from (17437920, 5838560) to (17407280, 5855280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_313 from (17437920, 5844640) to (17392080, 5855280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_314 from (17437920, 5856800) to (17407280, 5888720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_315 from (17437920, 5868960) to (17392080, 5888720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_316 from (17437920, 5875040) to (17392080, 5888720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_317 from (17437920, 5887200) to (17407280, 5922160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_318 from (17437920, 5899360) to (17392080, 5922160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_319 from (17437920, 5905440) to (17392080, 5922160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_320 from (17437920, 5917600) to (17392080, 5955600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_321 from (17437920, 5929760) to (17407280, 5955600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_322 from (17437920, 5941920) to (17392080, 5955600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_323 from (17437920, 5954080) to (17407280, 5989040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_324 from (17437920, 5960160) to (17392080, 5989040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_325 from (17437920, 5972320) to (17392080, 5989040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_326 from (17437920, 5984480) to (17407280, 6022480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_327 from (17437920, 5990560) to (17392080, 6022480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_328 from (17437920, 6002720) to (17392080, 6022480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_329 from (17437920, 6014880) to (17392080, 6055920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_330 from (17437920, 6020960) to (17376880, 6022480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_331 from (17437920, 6033120) to (17392080, 6055920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_332 from (17437920, 6045280) to (17407280, 6089360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_333 from (17437920, 6057440) to (17392080, 6089360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_334 from (17437920, 6069600) to (17392080, 6089360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_335 from (17437920, 6075680) to (17392080, 6122800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_336 from (17437920, 6087840) to (17407280, 6122800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_337 from (17437920, 6100000) to (17392080, 6122800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_338 from (17437920, 6106080) to (17395120, 6156240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_339 from (17437920, 6118240) to (17376880, 6122800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_340 from (17437920, 6130400) to (17392080, 6156240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_341 from (17437920, 6136480) to (17407280, 6189680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_342 from (17437920, 6148640) to (17392080, 6189680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_343 from (17437920, 6160800) to (17392080, 6189680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_344 from (17437920, 6172960) to (17392080, 6223120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_345 from (17437920, 6185120) to (17407280, 6223120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_346 from (17437920, 6191200) to (17392080, 6223120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_347 from (17437920, 6203360) to (17407280, 6256560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_348 from (17437920, 6215520) to (17392080, 6256560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_349 from (17437920, 6221600) to (17376880, 6223120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_350 from (17437920, 6233760) to (17376880, 6256560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_351 from (17437920, 6245920) to (17376880, 6223120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_352 from (17437920, 68640) to (17392080, 70160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_353 from (17437920, 92960) to (17392080, 103600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_354 from (17437920, 117280) to (17407280, 137040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_355 from (17437920, 141600) to (17392080, 137040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_356 from (17437920, 165920) to (17407280, 170480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_357 from (17437920, 190240) to (17407280, 203920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_358 from (17437920, 214560) to (17392080, 237360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_359 from (17437920, 238880) to (17407280, 270800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_360 from (17437920, 263200) to (17407280, 304240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_361 from (17437920, 287520) to (17392080, 304240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_362 from (17437920, 311840) to (17407280, 337680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_363 from (17437920, 336160) to (17392080, 337680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_364 from (17437920, 360480) to (17407280, 371120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_365 from (17437920, 384800) to (17407280, 404560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_366 from (17437920, 409120) to (17392080, 404560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_367 from (17437920, 433440) to (17407280, 438000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_368 from (17437920, 457760) to (17392080, 471440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_369 from (17437920, 482080) to (17407280, 504880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_370 from (17437920, 506400) to (17407280, 538320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_371 from (17437920, 530720) to (17407280, 571760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_372 from (17437920, 555040) to (17392080, 571760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_373 from (17437920, 579360) to (17407280, 605200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_374 from (17437920, 603680) to (17392080, 605200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_375 from (17437920, 628000) to (17407280, 638640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_376 from (17437920, 652320) to (17407280, 672080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_377 from (17437920, 676640) to (17392080, 672080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_378 from (17437920, 700960) to (17407280, 738960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_379 from (17437920, 725280) to (17392080, 738960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_380 from (17437920, 749600) to (17407280, 772400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_381 from (17437920, 773920) to (17407280, 805840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_382 from (17437920, 798240) to (17392080, 805840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_383 from (17437920, 822560) to (17392080, 839280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_384 from (17437920, 846880) to (17407280, 872720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_385 from (17437920, 871200) to (17407280, 872720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_386 from (17437920, 895520) to (17392080, 906160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_387 from (17437920, 919840) to (17407280, 939600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_388 from (17437920, 944160) to (17407280, 973040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_389 from (17437920, 968480) to (17407280, 1006480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_390 from (17437920, 992800) to (17392080, 1006480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_391 from (17437920, 1017120) to (17392080, 1039920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_392 from (17437920, 1041440) to (17407280, 1073360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_393 from (17437920, 1065760) to (17407280, 1073360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_394 from (17437920, 1090080) to (17392080, 1106800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_395 from (17437920, 1114400) to (17407280, 1140240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_396 from (17437920, 1138720) to (17392080, 1140240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_397 from (17437920, 1163040) to (17407280, 1173680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_398 from (17437920, 1187360) to (17407280, 1207120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_399 from (17437920, 1211680) to (17392080, 1207120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_400 from (17437920, 1236000) to (17407280, 1274000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_401 from (17437920, 1260320) to (17392080, 1274000) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_402 from (17437920, 1284640) to (17407280, 1307440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_403 from (17437920, 1308960) to (17407280, 1340880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_404 from (17437920, 1333280) to (17392080, 1340880) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_405 from (17437920, 1357600) to (17407280, 1374320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_406 from (17437920, 1381920) to (17407280, 1407760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_407 from (17437920, 1406240) to (17392080, 1407760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_408 from (17437920, 1430560) to (17407280, 1441200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_409 from (17437920, 1454880) to (17392080, 1474640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_410 from (17437920, 1479200) to (17407280, 1508080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_411 from (17437920, 1503520) to (17407280, 1541520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_412 from (17437920, 1527840) to (17392080, 1541520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_413 from (17437920, 1552160) to (17407280, 1574960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_414 from (17437920, 1576480) to (17392080, 1574960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_415 from (17437920, 1600800) to (17407280, 1608400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_416 from (17437920, 1625120) to (17407280, 1641840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_417 from (17437920, 1649440) to (17392080, 1641840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_418 from (17437920, 1673760) to (17407280, 1708720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_419 from (17437920, 1698080) to (17392080, 1708720) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_420 from (17437920, 1722400) to (17407280, 1742160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_421 from (17437920, 1746720) to (17407280, 1775600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_422 from (17437920, 1771040) to (17392080, 1775600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_423 from (17437920, 1795360) to (17407280, 1809040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_424 from (17437920, 1819680) to (17407280, 1842480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_425 from (17437920, 1844000) to (17392080, 1842480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_426 from (17437920, 1868320) to (17407280, 1875920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_427 from (17437920, 1892640) to (17392080, 1909360) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_428 from (17437920, 1916960) to (17407280, 1942800) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_429 from (17437920, 1941280) to (17407280, 1976240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_430 from (17437920, 1965600) to (17392080, 1976240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_431 from (17437920, 1989920) to (17407280, 2009680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_432 from (17437920, 2014240) to (17392080, 2009680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_433 from (17437920, 2038560) to (17407280, 2043120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_434 from (17437920, 2062880) to (17407280, 2076560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_435 from (17437920, 2087200) to (17407280, 2110000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_436 from (17437920, 86880) to (17392080, 103600) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_437 from (17437920, 117280) to (17392080, 137040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_438 from (17437920, 147680) to (17392080, 170480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_439 from (17437920, 178080) to (17392080, 170480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_440 from (17437920, 202400) to (17392080, 203920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_441 from (17437920, 232800) to (17392080, 237360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_442 from (17437920, 263200) to (17392080, 270800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_443 from (17437920, 287520) to (17392080, 304240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_444 from (17437920, 317920) to (17392080, 337680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_445 from (17437920, 348320) to (17392080, 371120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_446 from (17437920, 378720) to (17392080, 371120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_447 from (17437920, 403040) to (17392080, 404560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_448 from (17437920, 433440) to (17392080, 438000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_449 from (17437920, 463840) to (17392080, 471440) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_450 from (17437920, 494240) to (17392080, 504880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_451 from (17437920, 518560) to (17392080, 538320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_452 from (17437920, 548960) to (17392080, 538320) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_453 from (17437920, 579360) to (17392080, 571760) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_454 from (17437920, 609760) to (17392080, 638640) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_455 from (17437920, 634080) to (17392080, 638640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_456 from (17437920, 664480) to (17392080, 672080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_457 from (17437920, 694880) to (17392080, 705520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_458 from (17437920, 725280) to (17392080, 738960) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_459 from (17437920, 749600) to (17392080, 772400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_460 from (17437920, 780000) to (17392080, 772400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_461 from (17437920, 810400) to (17392080, 805840) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_462 from (17437920, 840800) to (17392080, 839280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_463 from (17437920, 865120) to (17392080, 872720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_464 from (17437920, 895520) to (17392080, 906160) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_465 from (17437920, 925920) to (17392080, 939600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_466 from (17437920, 950240) to (17392080, 973040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_467 from (17437920, 980640) to (17392080, 973040) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_468 from (17437920, 1011040) to (17392080, 1006480) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_469 from (17437920, 1041440) to (17392080, 1039920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_470 from (17437920, 1065760) to (17392080, 1073360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_471 from (17437920, 1096160) to (17392080, 1106800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_472 from (17437920, 1126560) to (17392080, 1140240) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_473 from (17437920, 1156960) to (17392080, 1173680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_474 from (17437920, 1181280) to (17392080, 1173680) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_475 from (17437920, 1211680) to (17392080, 1240560) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_476 from (17437920, 1242080) to (17392080, 1240560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_477 from (17437920, 1272480) to (17392080, 1274000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_478 from (17437920, 1296800) to (17392080, 1307440) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_479 from (17437920, 1327200) to (17392080, 1340880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_480 from (17437920, 1357600) to (17392080, 1374320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_481 from (17437920, 1388000) to (17392080, 1407760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_482 from (17437920, 1412320) to (17392080, 1441200) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_483 from (17437920, 1442720) to (17392080, 1441200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_484 from (17437920, 1473120) to (17392080, 1474640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_485 from (17437920, 1503520) to (17392080, 1508080) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_486 from (17437920, 1527840) to (17392080, 1541520) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_487 from (17437920, 1558240) to (17392080, 1574960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_488 from (17437920, 1588640) to (17392080, 1608400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_489 from (17437920, 1612960) to (17392080, 1608400) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_490 from (17437920, 1643360) to (17392080, 1675280) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_491 from (17437920, 1673760) to (17392080, 1675280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_492 from (17437920, 1704160) to (17392080, 1708720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_493 from (17437920, 1728480) to (17392080, 1742160) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_494 from (17437920, 1758880) to (17392080, 1775600) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_495 from (17437920, 1789280) to (17392080, 1809040) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_496 from (17437920, 1819680) to (17392080, 1842480) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_497 from (17437920, 1844000) to (17392080, 1875920) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_498 from (17437920, 1874400) to (17392080, 1875920) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_499 from (17437920, 1904800) to (17392080, 1909360) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_500 from (17437920, 1935200) to (17392080, 1942800) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_501 from (17437920, 1959520) to (17392080, 1976240) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_502 from (17437920, 1989920) to (17392080, 2009680) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_503 from (17437920, 2020320) to (17392080, 2043120) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_504 from (17437920, 2050720) to (17392080, 2043120) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_505 from (17437920, 2075040) to (17392080, 2076560) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_506 from (17437920, 2111520) to (17392080, 2110000) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_507 from (17437920, 2135840) to (17407280, 2176880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_508 from (17437920, 2160160) to (17392080, 2176880) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_509 from (17437920, 2184480) to (17407280, 2210320) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_510 from (17437920, 2208800) to (17407280, 2243760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_511 from (17437920, 2233120) to (17392080, 2243760) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_512 from (17437920, 2257440) to (17407280, 2277200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_513 from (17437920, 2281760) to (17392080, 2277200) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_514 from (17437920, 2306080) to (17407280, 2310640) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_515 from (17437920, 2330400) to (17392080, 2344080) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_516 from (17437920, 2354720) to (17407280, 2377520) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_517 from (17437920, 2379040) to (17407280, 2410960) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_518 from (17437920, 2403360) to (17407280, 2444400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_519 from (17437920, 2427680) to (17392080, 2444400) with orientation FS. (MP-001)
Information: Pulling level 1 cell boundary_buffer_520 from (17437920, 2452000) to (17407280, 2477840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_521 from (17437920, 2476320) to (17392080, 2477840) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_522 from (17437920, 2500640) to (17407280, 2511280) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_523 from (17437920, 2524960) to (17407280, 2544720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_524 from (17437920, 2549280) to (17392080, 2544720) with orientation N. (MP-001)
Information: Pulling level 1 cell boundary_buffer_525 from (17437920, 2573600) to (17407280, 2611600) with orientation FS. (MP-001)
Information: Pulling level 2 cell boundary_buffer_0 from (17437920, 6136480) to (17379920, 6156240) with orientation N. (MP-001)
Warning: Tracing stops at net boundary_net_4 since the net has fanout number over the threshold. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[1]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[2]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[3]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[4]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[5]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[6]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[7]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[8]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[9]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[10]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[11]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[12]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[13]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[14]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[15]_ram since the cell is fixed. (MP-002)
Warning: Tracing stops at cell bslice_sram/sram[16]_ram since the cell is fixed. (MP-002)
MAGNET_PLACEMENT: 1 High Fanout nets (fanout >= 1000) are found and ignored
Number of Cells pulled    =    528
Place Cache save: 29 elements -- 0 drcFail 29 drcOk
Place Cache save: 19 special-case elements referenced 1 cases
Place Cache save: 5 libcells referenced from 2 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 29 elements -- 3 drcFail 26 drcOk
Access Cache save: 19 special-case elements referenced 1 cases
Access Cache save: 5 libcells referenced from 2 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 29
NPLDRC Place Cache: read cache elements 19
NPLDRC Place Cache: hit rate  99.0%  (10 / 1011)
NPLDRC Access Cache: unique cache elements 29
NPLDRC Access Cache: read cache elements 19
NPLDRC Access Cache: hit rate  99.0%  (10 / 1011)
Information: Ending 'magnet_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:36 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
set_attribute [get_cells -p *boundary_buffer*] -name physical_status -value legalize_only
{boundary_buffer boundary_buffer_0 boundary_buffer_1 boundary_buffer_10 boundary_buffer_100 boundary_buffer_101 boundary_buffer_102 boundary_buffer_103 boundary_buffer_104 boundary_buffer_105 boundary_buffer_106 boundary_buffer_107 boundary_buffer_108 boundary_buffer_109 boundary_buffer_11 boundary_buffer_110 boundary_buffer_111 boundary_buffer_112 boundary_buffer_113 boundary_buffer_114 boundary_buffer_115 boundary_buffer_116 boundary_buffer_117 boundary_buffer_118 boundary_buffer_119 boundary_buffer_12 boundary_buffer_120 boundary_buffer_121 boundary_buffer_122 boundary_buffer_123 boundary_buffer_124 boundary_buffer_125 boundary_buffer_126 boundary_buffer_127 boundary_buffer_128 boundary_buffer_129 boundary_buffer_13 boundary_buffer_130 boundary_buffer_131 boundary_buffer_132 boundary_buffer_133 boundary_buffer_134 boundary_buffer_135 boundary_buffer_136 boundary_buffer_137 boundary_buffer_138 boundary_buffer_139 boundary_buffer_14 boundary_buffer_140 boundary_buffer_141 boundary_buffer_142 boundary_buffer_143 boundary_buffer_144 boundary_buffer_145 boundary_buffer_146 boundary_buffer_147 boundary_buffer_148 boundary_buffer_149 boundary_buffer_15 boundary_buffer_150 boundary_buffer_151 boundary_buffer_152 boundary_buffer_153 boundary_buffer_154 boundary_buffer_155 boundary_buffer_156 boundary_buffer_157 boundary_buffer_158 boundary_buffer_159 boundary_buffer_16 boundary_buffer_160 boundary_buffer_161 boundary_buffer_162 boundary_buffer_163 boundary_buffer_164 boundary_buffer_165 boundary_buffer_166 boundary_buffer_167 boundary_buffer_168 boundary_buffer_169 boundary_buffer_17 boundary_buffer_170 boundary_buffer_171 boundary_buffer_172 boundary_buffer_173 boundary_buffer_174 boundary_buffer_175 boundary_buffer_176 boundary_buffer_177 boundary_buffer_178 boundary_buffer_179 boundary_buffer_18 boundary_buffer_180 boundary_buffer_181 boundary_buffer_182 boundary_buffer_183 boundary_buffer_184 boundary_buffer_185 boundary_buffer_186 boundary_buffer_187 ...}
set_size_only [get_cells -p *boundary_buffer*]
Information: The command 'set_size_only' cleared the undo history. (UNDO-016)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:36 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 29 elements -- 0 drcFail 29 drcOk
Place Cache read: 5 libcells referenced from 2 libs
Place Cache read: 19 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 29 elements -- 3 drcFail 26 drcOk
Access Cache read: 5 libcells referenced from 2 libs
Access Cache read: 19 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 1040 moveable cells.
Legalization progress 10%...
Legalization progress 20%...
Legalization progress 30%...
Legalization progress 40%...
Legalization progress 50%...
Legalization progress 60%...
Legalization progress 70%...
Legalization progress 80%...
Legalization progress 90%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
5 references with the lowest legality passing rate:
ISOLORAOX4_HVT: 33.3% (1 / 3)
ISOLORAOX1_HVT: 96.6% (457 / 473)
INVX4_RVT: 100.0% (2 / 2)
ISOLORAOX2_HVT: 100.0% (54 / 54)
NBUFFX4_RVT: 100.0% (526 / 526)
================ Displacement Report =================
Area: placed=17166, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 17166/3615053 sites = 0.47%
Inbound cells: 0; 2-row cells: 0; >2-row cells: 16
    Total cell instance count: 1056 (1040 placed, 0 unplaced, 16 fixed)
        Number of cells moved: 686 (64.96%)   Orientation changes only: 0
    Average cell displacement: 1.3535 um (AW: 1.3645 um = 0.8161 rh)
        RMS cell displacement: 1.8200 um (AW: 1.7598 um = 1.0525 rh)
        Max cell displacement: 6.0285 um = 3.6056 rh
           Max displaced cell: boundary_buffer_339 (1737.69 612.28)
Number of large displacements: 15
 Large displacement threshold: 3.0000 rh
 Largest displacement cells:
   Cell: boundary_buffer_339 (NBUFFX4_RVT)
     Input location: (1737.688 612.28)
     Legal location: (1732.672 608.936)
     Displacement: 6.0285 um, 3.6056 rh.
   Cell: boundary_buffer_241 (NBUFFX4_RVT)
     Input location: (1739.208 508.616)
     Legal location: (1734.192 511.96)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_50 (NBUFFX4_RVT)
     Input location: (1739.208 478.52)
     Legal location: (1734.192 475.176)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_249 (NBUFFX4_RVT)
     Input location: (1739.208 518.648)
     Legal location: (1734.192 518.648)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_233 (NBUFFX4_RVT)
     Input location: (1739.208 501.928)
     Legal location: (1734.192 498.584)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_319 (NBUFFX4_RVT)
     Input location: (1739.208 592.216)
     Legal location: (1734.192 595.56)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_64 (NBUFFX4_RVT)
     Input location: (1739.208 438.392)
     Legal location: (1734.192 438.392)
     Displacement: 5.2873 um, 3.1623 rh.
   Cell: boundary_buffer_334 (NBUFFX4_RVT)
     Input location: (1739.208 608.936)
     Legal location: (1734.192 608.936)
     Displacement: 5.0160 um, 3.0000 rh.
   Cell: boundary_buffer_262 (NBUFFX4_RVT)
     Input location: (1739.208 532.024)
     Legal location: (1734.192 532.024)
     Displacement: 5.0160 um, 3.0000 rh.
   Cell: boundary_buffer_66 (NBUFFX4_RVT)
     Input location: (1739.208 431.704)
     Legal location: (1734.192 431.704)
     Displacement: 5.0160 um, 3.0000 rh.

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    INVX4_RVT          :    1.80170  (2)
    ISOLORAOX4_HVT     :    1.52000  (1)
    ISOLORAOX1_HVT     :    1.42190  (457)
    NBUFFX4_RVT        :    1.38844  (526)
    ISOLORAOX2_HVT     :    0.81630  (54)
    SRAMLP1RW64x32     :    0.00000  (16)

 Largest average lib-cell displacement in [um] for large displaced cells, sorted by number of cells (number of cells):
    NBUFFX4_RVT        :    5.39321  (7)
======================================================
Place Cache save: 74 elements -- 0 drcFail 74 drcOk
Place Cache save: 52 special-case elements referenced 1 cases
Place Cache save: 5 libcells referenced from 2 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 74 elements -- 16 drcFail 58 drcOk
Access Cache save: 52 special-case elements referenced 1 cases
Access Cache save: 5 libcells referenced from 2 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 74
NPLDRC Place Cache: read cache elements 29
NPLDRC Place Cache: hit rate  95.4%  (45 / 978)
NPLDRC Access Cache: unique cache elements 74
NPLDRC Access Cache: read cache elements 29
NPLDRC Access Cache: hit rate  95.4%  (45 / 978)
Legalization succeeded.
Total Legalizer CPU: 0.721
Total Legalizer Wall Time: 0.701
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:36 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
1
### Add guide buffer
set pin [get_pins -p -o [get_cells -p -f "design_type==macro"] -f "port_type==signal && direction==out"]
{{bslice_sram/sram[1]_ram/O[0]} {bslice_sram/sram[1]_ram/O[10]} {bslice_sram/sram[1]_ram/O[11]} {bslice_sram/sram[1]_ram/O[12]} {bslice_sram/sram[1]_ram/O[13]} {bslice_sram/sram[1]_ram/O[14]} {bslice_sram/sram[1]_ram/O[15]} {bslice_sram/sram[1]_ram/O[16]} {bslice_sram/sram[1]_ram/O[17]} {bslice_sram/sram[1]_ram/O[18]} {bslice_sram/sram[1]_ram/O[19]} {bslice_sram/sram[1]_ram/O[1]} {bslice_sram/sram[1]_ram/O[20]} {bslice_sram/sram[1]_ram/O[21]} {bslice_sram/sram[1]_ram/O[22]} {bslice_sram/sram[1]_ram/O[23]} {bslice_sram/sram[1]_ram/O[24]} {bslice_sram/sram[1]_ram/O[25]} {bslice_sram/sram[1]_ram/O[26]} {bslice_sram/sram[1]_ram/O[27]} {bslice_sram/sram[1]_ram/O[28]} {bslice_sram/sram[1]_ram/O[29]} {bslice_sram/sram[1]_ram/O[2]} {bslice_sram/sram[1]_ram/O[30]} {bslice_sram/sram[1]_ram/O[31]} {bslice_sram/sram[1]_ram/O[3]} {bslice_sram/sram[1]_ram/O[4]} {bslice_sram/sram[1]_ram/O[5]} {bslice_sram/sram[1]_ram/O[6]} {bslice_sram/sram[1]_ram/O[7]} {bslice_sram/sram[1]_ram/O[8]} {bslice_sram/sram[1]_ram/O[9]} {bslice_sram/sram[2]_ram/O[0]} {bslice_sram/sram[2]_ram/O[10]} {bslice_sram/sram[2]_ram/O[11]} {bslice_sram/sram[2]_ram/O[12]} {bslice_sram/sram[2]_ram/O[13]} {bslice_sram/sram[2]_ram/O[14]} {bslice_sram/sram[2]_ram/O[15]} {bslice_sram/sram[2]_ram/O[16]} {bslice_sram/sram[2]_ram/O[17]} {bslice_sram/sram[2]_ram/O[18]} {bslice_sram/sram[2]_ram/O[19]} {bslice_sram/sram[2]_ram/O[1]} {bslice_sram/sram[2]_ram/O[20]} {bslice_sram/sram[2]_ram/O[21]} {bslice_sram/sram[2]_ram/O[22]} {bslice_sram/sram[2]_ram/O[23]} {bslice_sram/sram[2]_ram/O[24]} {bslice_sram/sram[2]_ram/O[25]} {bslice_sram/sram[2]_ram/O[26]} {bslice_sram/sram[2]_ram/O[27]} {bslice_sram/sram[2]_ram/O[28]} {bslice_sram/sram[2]_ram/O[29]} {bslice_sram/sram[2]_ram/O[2]} {bslice_sram/sram[2]_ram/O[30]} {bslice_sram/sram[2]_ram/O[31]} {bslice_sram/sram[2]_ram/O[3]} {bslice_sram/sram[2]_ram/O[4]} {bslice_sram/sram[2]_ram/O[5]} {bslice_sram/sram[2]_ram/O[6]} {bslice_sram/sram[2]_ram/O[7]} {bslice_sram/sram[2]_ram/O[8]} {bslice_sram/sram[2]_ram/O[9]} {bslice_sram/sram[3]_ram/O[0]} {bslice_sram/sram[3]_ram/O[10]} {bslice_sram/sram[3]_ram/O[11]} {bslice_sram/sram[3]_ram/O[12]} {bslice_sram/sram[3]_ram/O[13]} {bslice_sram/sram[3]_ram/O[14]} {bslice_sram/sram[3]_ram/O[15]} {bslice_sram/sram[3]_ram/O[16]} {bslice_sram/sram[3]_ram/O[17]} {bslice_sram/sram[3]_ram/O[18]} {bslice_sram/sram[3]_ram/O[19]} {bslice_sram/sram[3]_ram/O[1]} {bslice_sram/sram[3]_ram/O[20]} {bslice_sram/sram[3]_ram/O[21]} {bslice_sram/sram[3]_ram/O[22]} {bslice_sram/sram[3]_ram/O[23]} {bslice_sram/sram[3]_ram/O[24]} {bslice_sram/sram[3]_ram/O[25]} {bslice_sram/sram[3]_ram/O[26]} {bslice_sram/sram[3]_ram/O[27]} {bslice_sram/sram[3]_ram/O[28]} {bslice_sram/sram[3]_ram/O[29]} {bslice_sram/sram[3]_ram/O[2]} {bslice_sram/sram[3]_ram/O[30]} {bslice_sram/sram[3]_ram/O[31]} {bslice_sram/sram[3]_ram/O[3]} {bslice_sram/sram[3]_ram/O[4]} {bslice_sram/sram[3]_ram/O[5]} {bslice_sram/sram[3]_ram/O[6]} {bslice_sram/sram[3]_ram/O[7]} {bslice_sram/sram[3]_ram/O[8]} {bslice_sram/sram[3]_ram/O[9]} {bslice_sram/sram[4]_ram/O[0]} {bslice_sram/sram[4]_ram/O[10]} {bslice_sram/sram[4]_ram/O[11]} {bslice_sram/sram[4]_ram/O[12]} ...}
add_buffer -new_net_names guide_net -new_cell_names guide_buffer -lib_cell saed32_rvt|saed32_rvt_std/NBUFFX4_RVT $pin
Cell is added at (198.5210 480.6720).
Cell is added at (178.0010 480.6720).
Cell is added at (206.7290 480.6720).
Cell is added at (208.0970 480.6720).
Cell is added at (195.7850 480.6720).
Cell is added at (202.6250 480.6720).
Cell is added at (205.3610 480.6720).
Cell is added at (169.7930 480.6720).
Cell is added at (171.1610 480.6720).
Cell is added at (172.5290 480.6720).
Cell is added at (173.8970 480.6720).
Cell is added at (199.8890 480.6720).
Cell is added at (175.2650 480.6720).
Cell is added at (176.6330 480.6720).
Cell is added at (179.3690 480.6720).
Cell is added at (180.7370 480.6720).
Cell is added at (182.1050 480.6720).
Cell is added at (183.4730 480.6720).
Cell is added at (184.8410 480.6720).
Cell is added at (186.2090 480.6720).
Cell is added at (187.5770 480.6720).
Cell is added at (188.9450 480.6720).
Cell is added at (209.4650 480.6720).
Cell is added at (190.3130 480.6720).
Cell is added at (191.6810 480.6720).
Cell is added at (210.8330 480.6720).
Cell is added at (194.4170 480.6720).
Cell is added at (212.2010 480.6720).
Cell is added at (197.1530 480.6720).
Cell is added at (193.0490 480.6720).
Cell is added at (201.2570 480.6720).
Cell is added at (203.9930 480.6720).
Cell is added at (1096.2420 480.6720).
Cell is added at (1075.7220 480.6720).
Cell is added at (1104.4500 480.6720).
Cell is added at (1105.8180 480.6720).
Cell is added at (1093.5060 480.6720).
Cell is added at (1100.3460 480.6720).
Cell is added at (1103.0820 480.6720).
Cell is added at (1067.5140 480.6720).
Cell is added at (1068.8820 480.6720).
Cell is added at (1070.2500 480.6720).
Cell is added at (1071.6180 480.6720).
Cell is added at (1097.6100 480.6720).
Cell is added at (1072.9860 480.6720).
Cell is added at (1074.3540 480.6720).
Cell is added at (1077.0900 480.6720).
Cell is added at (1078.4580 480.6720).
Cell is added at (1079.8260 480.6720).
Cell is added at (1081.1940 480.6720).
Cell is added at (1082.5620 480.6720).
Cell is added at (1083.9300 480.6720).
Cell is added at (1085.2980 480.6720).
Cell is added at (1086.6660 480.6720).
Cell is added at (1107.1860 480.6720).
Cell is added at (1088.0340 480.6720).
Cell is added at (1089.4020 480.6720).
Cell is added at (1108.5540 480.6720).
Cell is added at (1092.1380 480.6720).
Cell is added at (1109.9220 480.6720).
Cell is added at (1094.8740 480.6720).
Cell is added at (1090.7700 480.6720).
Cell is added at (1098.9780 480.6720).
Cell is added at (1101.7140 480.6720).
Cell is added at (769.7980 480.6720).
Cell is added at (749.2780 480.6720).
Cell is added at (778.0060 480.6720).
Cell is added at (779.3740 480.6720).
Cell is added at (767.0620 480.6720).
Cell is added at (773.9020 480.6720).
Cell is added at (776.6380 480.6720).
Cell is added at (741.0700 480.6720).
Cell is added at (742.4380 480.6720).
Cell is added at (743.8060 480.6720).
Cell is added at (745.1740 480.6720).
Cell is added at (771.1660 480.6720).
Cell is added at (746.5420 480.6720).
Cell is added at (747.9100 480.6720).
Cell is added at (750.6460 480.6720).
Cell is added at (752.0140 480.6720).
Cell is added at (753.3820 480.6720).
Cell is added at (754.7500 480.6720).
Cell is added at (756.1180 480.6720).
Cell is added at (757.4860 480.6720).
Cell is added at (758.8540 480.6720).
Cell is added at (760.2220 480.6720).
Cell is added at (780.7420 480.6720).
Cell is added at (761.5900 480.6720).
Cell is added at (762.9580 480.6720).
Cell is added at (782.1100 480.6720).
Cell is added at (765.6940 480.6720).
Cell is added at (783.4780 480.6720).
Cell is added at (768.4300 480.6720).
Cell is added at (764.3260 480.6720).
Cell is added at (772.5340 480.6720).
Cell is added at (775.2700 480.6720).
Cell is added at (443.3540 480.6720).
Cell is added at (422.8340 480.6720).
Cell is added at (451.5620 480.6720).
Cell is added at (452.9300 480.6720).
Cell is added at (440.6180 480.6720).
Cell is added at (447.4580 480.6720).
Cell is added at (450.1940 480.6720).
Cell is added at (414.6260 480.6720).
Cell is added at (415.9940 480.6720).
Cell is added at (417.3620 480.6720).
Cell is added at (418.7300 480.6720).
Cell is added at (444.7220 480.6720).
Cell is added at (420.0980 480.6720).
Cell is added at (421.4660 480.6720).
Cell is added at (424.2020 480.6720).
Cell is added at (425.5700 480.6720).
Cell is added at (426.9380 480.6720).
Cell is added at (428.3060 480.6720).
Cell is added at (429.6740 480.6720).
Cell is added at (431.0420 480.6720).
Cell is added at (432.4100 480.6720).
Cell is added at (433.7780 480.6720).
Cell is added at (454.2980 480.6720).
Cell is added at (435.1460 480.6720).
Cell is added at (436.5140 480.6720).
Cell is added at (455.6660 480.6720).
Cell is added at (439.2500 480.6720).
Cell is added at (457.0340 480.6720).
Cell is added at (441.9860 480.6720).
Cell is added at (437.8820 480.6720).
Cell is added at (446.0900 480.6720).
Cell is added at (448.8260 480.6720).
Cell is added at (116.9100 480.6720).
Cell is added at (96.3900 480.6720).
Cell is added at (125.1180 480.6720).
Cell is added at (126.4860 480.6720).
Cell is added at (114.1740 480.6720).
Cell is added at (121.0140 480.6720).
Cell is added at (123.7500 480.6720).
Cell is added at (88.1820 480.6720).
Cell is added at (89.5500 480.6720).
Cell is added at (90.9180 480.6720).
Cell is added at (92.2860 480.6720).
Cell is added at (118.2780 480.6720).
Cell is added at (93.6540 480.6720).
Cell is added at (95.0220 480.6720).
Cell is added at (97.7580 480.6720).
Cell is added at (99.1260 480.6720).
Cell is added at (100.4940 480.6720).
Cell is added at (101.8620 480.6720).
Cell is added at (103.2300 480.6720).
Cell is added at (104.5980 480.6720).
Cell is added at (105.9660 480.6720).
Cell is added at (107.3340 480.6720).
Cell is added at (127.8540 480.6720).
Cell is added at (108.7020 480.6720).
Cell is added at (110.0700 480.6720).
Cell is added at (129.2220 480.6720).
Cell is added at (112.8060 480.6720).
Cell is added at (130.5900 480.6720).
Cell is added at (115.5420 480.6720).
Cell is added at (111.4380 480.6720).
Cell is added at (119.6460 480.6720).
Cell is added at (122.3820 480.6720).
Cell is added at (1014.6310 480.6720).
Cell is added at (994.1110 480.6720).
Cell is added at (1022.8390 480.6720).
Cell is added at (1024.2070 480.6720).
Cell is added at (1011.8950 480.6720).
Cell is added at (1018.7350 480.6720).
Cell is added at (1021.4710 480.6720).
Cell is added at (985.9030 480.6720).
Cell is added at (987.2710 480.6720).
Cell is added at (988.6390 480.6720).
Cell is added at (990.0070 480.6720).
Cell is added at (1015.9990 480.6720).
Cell is added at (991.3750 480.6720).
Cell is added at (992.7430 480.6720).
Cell is added at (995.4790 480.6720).
Cell is added at (996.8470 480.6720).
Cell is added at (998.2150 480.6720).
Cell is added at (999.5830 480.6720).
Cell is added at (1000.9510 480.6720).
Cell is added at (1002.3190 480.6720).
Cell is added at (1003.6870 480.6720).
Cell is added at (1005.0550 480.6720).
Cell is added at (1025.5750 480.6720).
Cell is added at (1006.4230 480.6720).
Cell is added at (1007.7910 480.6720).
Cell is added at (1026.9430 480.6720).
Cell is added at (1010.5270 480.6720).
Cell is added at (1028.3110 480.6720).
Cell is added at (1013.2630 480.6720).
Cell is added at (1009.1590 480.6720).
Cell is added at (1017.3670 480.6720).
Cell is added at (1020.1030 480.6720).
Cell is added at (688.1870 480.6720).
Cell is added at (667.6670 480.6720).
Cell is added at (696.3950 480.6720).
Cell is added at (697.7630 480.6720).
Cell is added at (685.4510 480.6720).
Cell is added at (692.2910 480.6720).
Cell is added at (695.0270 480.6720).
Cell is added at (659.4590 480.6720).
Cell is added at (660.8270 480.6720).
Cell is added at (662.1950 480.6720).
Cell is added at (663.5630 480.6720).
Cell is added at (689.5550 480.6720).
Cell is added at (664.9310 480.6720).
Cell is added at (666.2990 480.6720).
Cell is added at (669.0350 480.6720).
Cell is added at (670.4030 480.6720).
Cell is added at (671.7710 480.6720).
Cell is added at (673.1390 480.6720).
Cell is added at (674.5070 480.6720).
Cell is added at (675.8750 480.6720).
Cell is added at (677.2430 480.6720).
Cell is added at (678.6110 480.6720).
Cell is added at (699.1310 480.6720).
Cell is added at (679.9790 480.6720).
Cell is added at (681.3470 480.6720).
Cell is added at (700.4990 480.6720).
Cell is added at (684.0830 480.6720).
Cell is added at (701.8670 480.6720).
Cell is added at (686.8190 480.6720).
Cell is added at (682.7150 480.6720).
Cell is added at (690.9230 480.6720).
Cell is added at (693.6590 480.6720).
Cell is added at (361.7430 480.6720).
Cell is added at (341.2230 480.6720).
Cell is added at (369.9510 480.6720).
Cell is added at (371.3190 480.6720).
Cell is added at (359.0070 480.6720).
Cell is added at (365.8470 480.6720).
Cell is added at (368.5830 480.6720).
Cell is added at (333.0150 480.6720).
Cell is added at (334.3830 480.6720).
Cell is added at (335.7510 480.6720).
Cell is added at (337.1190 480.6720).
Cell is added at (363.1110 480.6720).
Cell is added at (338.4870 480.6720).
Cell is added at (339.8550 480.6720).
Cell is added at (342.5910 480.6720).
Cell is added at (343.9590 480.6720).
Cell is added at (345.3270 480.6720).
Cell is added at (346.6950 480.6720).
Cell is added at (348.0630 480.6720).
Cell is added at (349.4310 480.6720).
Cell is added at (350.7990 480.6720).
Cell is added at (352.1670 480.6720).
Cell is added at (372.6870 480.6720).
Cell is added at (353.5350 480.6720).
Cell is added at (354.9030 480.6720).
Cell is added at (374.0550 480.6720).
Cell is added at (357.6390 480.6720).
Cell is added at (375.4230 480.6720).
Cell is added at (360.3750 480.6720).
Cell is added at (356.2710 480.6720).
Cell is added at (364.4790 480.6720).
Cell is added at (367.2150 480.6720).
Cell is added at (35.2990 480.6720).
Cell is added at (14.7790 480.6720).
Cell is added at (43.5070 480.6720).
Cell is added at (44.8750 480.6720).
Cell is added at (32.5630 480.6720).
Cell is added at (39.4030 480.6720).
Cell is added at (42.1390 480.6720).
Cell is added at (6.5710 480.6720).
Cell is added at (7.9390 480.6720).
Cell is added at (9.3070 480.6720).
Cell is added at (10.6750 480.6720).
Cell is added at (36.6670 480.6720).
Cell is added at (12.0430 480.6720).
Cell is added at (13.4110 480.6720).
Cell is added at (16.1470 480.6720).
Cell is added at (17.5150 480.6720).
Cell is added at (18.8830 480.6720).
Cell is added at (20.2510 480.6720).
Cell is added at (21.6190 480.6720).
Cell is added at (22.9870 480.6720).
Cell is added at (24.3550 480.6720).
Cell is added at (25.7230 480.6720).
Cell is added at (46.2430 480.6720).
Cell is added at (27.0910 480.6720).
Cell is added at (28.4590 480.6720).
Cell is added at (47.6110 480.6720).
Cell is added at (31.1950 480.6720).
Cell is added at (48.9790 480.6720).
Cell is added at (33.9310 480.6720).
Cell is added at (29.8270 480.6720).
Cell is added at (38.0350 480.6720).
Cell is added at (40.7710 480.6720).
Cell is added at (1259.4640 480.6720).
Cell is added at (1238.9440 480.6720).
Cell is added at (1267.6720 480.6720).
Cell is added at (1269.0400 480.6720).
Cell is added at (1256.7280 480.6720).
Cell is added at (1263.5680 480.6720).
Cell is added at (1266.3040 480.6720).
Cell is added at (1230.7360 480.6720).
Cell is added at (1232.1040 480.6720).
Cell is added at (1233.4720 480.6720).
Cell is added at (1234.8400 480.6720).
Cell is added at (1260.8320 480.6720).
Cell is added at (1236.2080 480.6720).
Cell is added at (1237.5760 480.6720).
Cell is added at (1240.3120 480.6720).
Cell is added at (1241.6800 480.6720).
Cell is added at (1243.0480 480.6720).
Cell is added at (1244.4160 480.6720).
Cell is added at (1245.7840 480.6720).
Cell is added at (1247.1520 480.6720).
Cell is added at (1248.5200 480.6720).
Cell is added at (1249.8880 480.6720).
Cell is added at (1270.4080 480.6720).
Cell is added at (1251.2560 480.6720).
Cell is added at (1252.6240 480.6720).
Cell is added at (1271.7760 480.6720).
Cell is added at (1255.3600 480.6720).
Cell is added at (1273.1440 480.6720).
Cell is added at (1258.0960 480.6720).
Cell is added at (1253.9920 480.6720).
Cell is added at (1262.2000 480.6720).
Cell is added at (1264.9360 480.6720).
Cell is added at (933.0200 480.6720).
Cell is added at (912.5000 480.6720).
Cell is added at (941.2280 480.6720).
Cell is added at (942.5960 480.6720).
Cell is added at (930.2840 480.6720).
Cell is added at (937.1240 480.6720).
Cell is added at (939.8600 480.6720).
Cell is added at (904.2920 480.6720).
Cell is added at (905.6600 480.6720).
Cell is added at (907.0280 480.6720).
Cell is added at (908.3960 480.6720).
Cell is added at (934.3880 480.6720).
Cell is added at (909.7640 480.6720).
Cell is added at (911.1320 480.6720).
Cell is added at (913.8680 480.6720).
Cell is added at (915.2360 480.6720).
Cell is added at (916.6040 480.6720).
Cell is added at (917.9720 480.6720).
Cell is added at (919.3400 480.6720).
Cell is added at (920.7080 480.6720).
Cell is added at (922.0760 480.6720).
Cell is added at (923.4440 480.6720).
Cell is added at (943.9640 480.6720).
Cell is added at (924.8120 480.6720).
Cell is added at (926.1800 480.6720).
Cell is added at (945.3320 480.6720).
Cell is added at (928.9160 480.6720).
Cell is added at (946.7000 480.6720).
Cell is added at (931.6520 480.6720).
Cell is added at (927.5480 480.6720).
Cell is added at (935.7560 480.6720).
Cell is added at (938.4920 480.6720).
Cell is added at (606.5760 480.6720).
Cell is added at (586.0560 480.6720).
Cell is added at (614.7840 480.6720).
Cell is added at (616.1520 480.6720).
Cell is added at (603.8400 480.6720).
Cell is added at (610.6800 480.6720).
Cell is added at (613.4160 480.6720).
Cell is added at (577.8480 480.6720).
Cell is added at (579.2160 480.6720).
Cell is added at (580.5840 480.6720).
Cell is added at (581.9520 480.6720).
Cell is added at (607.9440 480.6720).
Cell is added at (583.3200 480.6720).
Cell is added at (584.6880 480.6720).
Cell is added at (587.4240 480.6720).
Cell is added at (588.7920 480.6720).
Cell is added at (590.1600 480.6720).
Cell is added at (591.5280 480.6720).
Cell is added at (592.8960 480.6720).
Cell is added at (594.2640 480.6720).
Cell is added at (595.6320 480.6720).
Cell is added at (597.0000 480.6720).
Cell is added at (617.5200 480.6720).
Cell is added at (598.3680 480.6720).
Cell is added at (599.7360 480.6720).
Cell is added at (618.8880 480.6720).
Cell is added at (602.4720 480.6720).
Cell is added at (620.2560 480.6720).
Cell is added at (605.2080 480.6720).
Cell is added at (601.1040 480.6720).
Cell is added at (609.3120 480.6720).
Cell is added at (612.0480 480.6720).
Cell is added at (280.1320 480.6720).
Cell is added at (259.6120 480.6720).
Cell is added at (288.3400 480.6720).
Cell is added at (289.7080 480.6720).
Cell is added at (277.3960 480.6720).
Cell is added at (284.2360 480.6720).
Cell is added at (286.9720 480.6720).
Cell is added at (251.4040 480.6720).
Cell is added at (252.7720 480.6720).
Cell is added at (254.1400 480.6720).
Cell is added at (255.5080 480.6720).
Cell is added at (281.5000 480.6720).
Cell is added at (256.8760 480.6720).
Cell is added at (258.2440 480.6720).
Cell is added at (260.9800 480.6720).
Cell is added at (262.3480 480.6720).
Cell is added at (263.7160 480.6720).
Cell is added at (265.0840 480.6720).
Cell is added at (266.4520 480.6720).
Cell is added at (267.8200 480.6720).
Cell is added at (269.1880 480.6720).
Cell is added at (270.5560 480.6720).
Cell is added at (291.0760 480.6720).
Cell is added at (271.9240 480.6720).
Cell is added at (273.2920 480.6720).
Cell is added at (292.4440 480.6720).
Cell is added at (276.0280 480.6720).
Cell is added at (293.8120 480.6720).
Cell is added at (278.7640 480.6720).
Cell is added at (274.6600 480.6720).
Cell is added at (282.8680 480.6720).
Cell is added at (285.6040 480.6720).
Cell is added at (1177.8530 480.6720).
Cell is added at (1157.3330 480.6720).
Cell is added at (1186.0610 480.6720).
Cell is added at (1187.4290 480.6720).
Cell is added at (1175.1170 480.6720).
Cell is added at (1181.9570 480.6720).
Cell is added at (1184.6930 480.6720).
Cell is added at (1149.1250 480.6720).
Cell is added at (1150.4930 480.6720).
Cell is added at (1151.8610 480.6720).
Cell is added at (1153.2290 480.6720).
Cell is added at (1179.2210 480.6720).
Cell is added at (1154.5970 480.6720).
Cell is added at (1155.9650 480.6720).
Cell is added at (1158.7010 480.6720).
Cell is added at (1160.0690 480.6720).
Cell is added at (1161.4370 480.6720).
Cell is added at (1162.8050 480.6720).
Cell is added at (1164.1730 480.6720).
Cell is added at (1165.5410 480.6720).
Cell is added at (1166.9090 480.6720).
Cell is added at (1168.2770 480.6720).
Cell is added at (1188.7970 480.6720).
Cell is added at (1169.6450 480.6720).
Cell is added at (1171.0130 480.6720).
Cell is added at (1190.1650 480.6720).
Cell is added at (1173.7490 480.6720).
Cell is added at (1191.5330 480.6720).
Cell is added at (1176.4850 480.6720).
Cell is added at (1172.3810 480.6720).
Cell is added at (1180.5890 480.6720).
Cell is added at (1183.3250 480.6720).
Cell is added at (851.4090 480.6720).
Cell is added at (830.8890 480.6720).
Cell is added at (859.6170 480.6720).
Cell is added at (860.9850 480.6720).
Cell is added at (848.6730 480.6720).
Cell is added at (855.5130 480.6720).
Cell is added at (858.2490 480.6720).
Cell is added at (822.6810 480.6720).
Cell is added at (824.0490 480.6720).
Cell is added at (825.4170 480.6720).
Cell is added at (826.7850 480.6720).
Cell is added at (852.7770 480.6720).
Cell is added at (828.1530 480.6720).
Cell is added at (829.5210 480.6720).
Cell is added at (832.2570 480.6720).
Cell is added at (833.6250 480.6720).
Cell is added at (834.9930 480.6720).
Cell is added at (836.3610 480.6720).
Cell is added at (837.7290 480.6720).
Cell is added at (839.0970 480.6720).
Cell is added at (840.4650 480.6720).
Cell is added at (841.8330 480.6720).
Cell is added at (862.3530 480.6720).
Cell is added at (843.2010 480.6720).
Cell is added at (844.5690 480.6720).
Cell is added at (863.7210 480.6720).
Cell is added at (847.3050 480.6720).
Cell is added at (865.0890 480.6720).
Cell is added at (850.0410 480.6720).
Cell is added at (845.9370 480.6720).
Cell is added at (854.1450 480.6720).
Cell is added at (856.8810 480.6720).
Cell is added at (524.9650 480.6720).
Cell is added at (504.4450 480.6720).
Cell is added at (533.1730 480.6720).
Cell is added at (534.5410 480.6720).
Cell is added at (522.2290 480.6720).
Cell is added at (529.0690 480.6720).
Cell is added at (531.8050 480.6720).
Cell is added at (496.2370 480.6720).
Cell is added at (497.6050 480.6720).
Cell is added at (498.9730 480.6720).
Cell is added at (500.3410 480.6720).
Cell is added at (526.3330 480.6720).
Cell is added at (501.7090 480.6720).
Cell is added at (503.0770 480.6720).
Cell is added at (505.8130 480.6720).
Cell is added at (507.1810 480.6720).
Cell is added at (508.5490 480.6720).
Cell is added at (509.9170 480.6720).
Cell is added at (511.2850 480.6720).
Cell is added at (512.6530 480.6720).
Cell is added at (514.0210 480.6720).
Cell is added at (515.3890 480.6720).
Cell is added at (535.9090 480.6720).
Cell is added at (516.7570 480.6720).
Cell is added at (518.1250 480.6720).
Cell is added at (537.2770 480.6720).
Cell is added at (520.8610 480.6720).
Cell is added at (538.6450 480.6720).
Cell is added at (523.5970 480.6720).
Cell is added at (519.4930 480.6720).
Cell is added at (527.7010 480.6720).
Cell is added at (530.4370 480.6720).
{guide_buffer guide_buffer_1 guide_buffer_2 guide_buffer_3 guide_buffer_4 guide_buffer_5 guide_buffer_6 guide_buffer_7 guide_buffer_8 guide_buffer_9 guide_buffer_10 guide_buffer_11 guide_buffer_12 guide_buffer_13 guide_buffer_14 guide_buffer_15 guide_buffer_16 guide_buffer_17 guide_buffer_18 guide_buffer_19 guide_buffer_20 guide_buffer_21 guide_buffer_22 guide_buffer_23 guide_buffer_24 guide_buffer_25 guide_buffer_26 guide_buffer_27 guide_buffer_28 guide_buffer_29 guide_buffer_30 guide_buffer_31 guide_buffer_32 guide_buffer_33 guide_buffer_34 guide_buffer_35 guide_buffer_36 guide_buffer_37 guide_buffer_38 guide_buffer_39 guide_buffer_40 guide_buffer_41 guide_buffer_42 guide_buffer_43 guide_buffer_44 guide_buffer_45 guide_buffer_46 guide_buffer_47 guide_buffer_48 guide_buffer_49 guide_buffer_50 guide_buffer_51 guide_buffer_52 guide_buffer_53 guide_buffer_54 guide_buffer_55 guide_buffer_56 guide_buffer_57 guide_buffer_58 guide_buffer_59 guide_buffer_60 guide_buffer_61 guide_buffer_62 guide_buffer_63 guide_buffer_64 guide_buffer_65 guide_buffer_66 guide_buffer_67 guide_buffer_68 guide_buffer_69 guide_buffer_70 guide_buffer_71 guide_buffer_72 guide_buffer_73 guide_buffer_74 guide_buffer_75 guide_buffer_76 guide_buffer_77 guide_buffer_78 guide_buffer_79 guide_buffer_80 guide_buffer_81 guide_buffer_82 guide_buffer_83 guide_buffer_84 guide_buffer_85 guide_buffer_86 guide_buffer_87 guide_buffer_88 guide_buffer_89 guide_buffer_90 guide_buffer_91 guide_buffer_92 guide_buffer_93 guide_buffer_94 guide_buffer_95 guide_buffer_96 guide_buffer_97 guide_buffer_98 guide_buffer_99 ...}
magnet_placement -cells [get_cells -p *guide_buffer*] $pin
Information: Starting 'magnet_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:36 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
Information: The command 'magnet_placement' cleared the undo history. (UNDO-016)
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0819 seconds to build cellmap data
Total 0.0009 seconds to load 0 cell instances into cellmap
Moveable cells: 0; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Information: Creating advanced legalizer rule checker.
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
Information: extended cellmap search is on; max legality trials is 5000
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 74 elements -- 0 drcFail 74 drcOk
Place Cache read: 5 libcells referenced from 2 libs
Place Cache read: 52 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 74 elements -- 16 drcFail 58 drcOk
Access Cache read: 5 libcells referenced from 2 libs
Access Cache read: 52 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Global context for advanced legalizer is ready.
Information: Pulling level 1 cell guide_buffer from (1985210, 4806720) to (1985360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_1 from (1780010, 4806720) to (1780160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_2 from (2067290, 4806720) to (2081120, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_3 from (2080970, 4806720) to (2081120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_4 from (1957850, 4806720) to (1958000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_5 from (2026250, 4806720) to (2026400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_6 from (2053610, 4806720) to (2050720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_7 from (1697930, 4806720) to (1698080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_8 from (1711610, 4806720) to (1713280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_9 from (1725290, 4806720) to (1728480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_10 from (1738970, 4806720) to (1743680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_11 from (1998890, 4806720) to (2000560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_12 from (1752650, 4806720) to (1758880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_13 from (1766330, 4806720) to (1795360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_14 from (1793690, 4806720) to (1810560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_15 from (1807370, 4806720) to (1840960, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_16 from (1821050, 4806720) to (1840960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_17 from (1834730, 4806720) to (1856160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_18 from (1848410, 4806720) to (1871360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_19 from (1862090, 4806720) to (1886560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_20 from (1875770, 4806720) to (1903280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_21 from (1889450, 4806720) to (1933680, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_22 from (2094650, 4806720) to (2096320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_23 from (1903130, 4806720) to (1933680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_24 from (1916810, 4806720) to (1916960, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_25 from (2108330, 4806720) to (2111520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_26 from (1944170, 4806720) to (1944320, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_27 from (2122010, 4806720) to (2126720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_28 from (1971530, 4806720) to (1971680, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_29 from (1930490, 4806720) to (1915440, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_30 from (2012570, 4806720) to (2012720, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_31 from (2039930, 4806720) to (2040080, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_32 from (10962420, 4806720) to (10977680, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_33 from (10757220, 4806720) to (10757280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_34 from (11044500, 4806720) to (11044560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_35 from (11058180, 4806720) to (11061280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_36 from (10935060, 4806720) to (10935120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_37 from (11003460, 4806720) to (11003520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_38 from (11030820, 4806720) to (11029360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_39 from (10675140, 4806720) to (10675200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_40 from (10688820, 4806720) to (10690400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_41 from (10702500, 4806720) to (10705600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_42 from (10716180, 4806720) to (10720800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_43 from (10976100, 4806720) to (10977680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_44 from (10729860, 4806720) to (10736000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_45 from (10743540, 4806720) to (10772480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_46 from (10770900, 4806720) to (10787680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_47 from (10784580, 4806720) to (10802880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_48 from (10798260, 4806720) to (10833280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_49 from (10811940, 4806720) to (10833280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_50 from (10825620, 4806720) to (10848480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_51 from (10839300, 4806720) to (10863680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_52 from (10852980, 4806720) to (10878880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_53 from (10866660, 4806720) to (10895600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_54 from (11071860, 4806720) to (11091680, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_55 from (10880340, 4806720) to (10926000, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_56 from (10894020, 4806720) to (10907760, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_57 from (11085540, 4806720) to (11091680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_58 from (10921380, 4806720) to (10936640, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_59 from (11099220, 4806720) to (11106880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_60 from (10948740, 4806720) to (10948800, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_61 from (10907700, 4806720) to (10877360, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_62 from (10989780, 4806720) to (10989840, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_63 from (11017140, 4806720) to (11017200, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_64 from (7697980, 4806720) to (7697520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_65 from (7492780, 4806720) to (7507520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_66 from (7780060, 4806720) to (7779600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_67 from (7793740, 4806720) to (7794800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_68 from (7670620, 4806720) to (7670160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_69 from (7739020, 4806720) to (7738560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_70 from (7766380, 4806720) to (7764400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_71 from (7410700, 4806720) to (7410240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_72 from (7424380, 4806720) to (7425440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_73 from (7438060, 4806720) to (7455840, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_74 from (7451740, 4806720) to (7455840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_75 from (7711660, 4806720) to (7712720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_76 from (7465420, 4806720) to (7471040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_77 from (7479100, 4806720) to (7507520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_78 from (7506460, 4806720) to (7522720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_79 from (7520140, 4806720) to (7537920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_80 from (7533820, 4806720) to (7553120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_81 from (7547500, 4806720) to (7568320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_82 from (7561180, 4806720) to (7583520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_83 from (7574860, 4806720) to (7598720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_84 from (7588540, 4806720) to (7629120, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_85 from (7602220, 4806720) to (7629120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_86 from (7807420, 4806720) to (7825200, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_87 from (7615900, 4806720) to (7644320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_88 from (7629580, 4806720) to (7629120, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_89 from (7821100, 4806720) to (7825200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_90 from (7656940, 4806720) to (7656480, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_91 from (7834780, 4806720) to (7840400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_92 from (7684300, 4806720) to (7683840, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_93 from (7643260, 4806720) to (7629120, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_94 from (7725340, 4806720) to (7724880, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_95 from (7752700, 4806720) to (7765920, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_96 from (4433540, 4806720) to (4447760, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_97 from (4228340, 4806720) to (4228880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_98 from (4515620, 4806720) to (4516160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_99 from (4529300, 4806720) to (4531360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_100 from (4406180, 4806720) to (4406720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_101 from (4474580, 4806720) to (4475120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_102 from (4501940, 4806720) to (4500960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_103 from (4146260, 4806720) to (4146800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_104 from (4159940, 4806720) to (4162000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_105 from (4173620, 4806720) to (4177200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_106 from (4187300, 4806720) to (4207600, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_107 from (4447220, 4806720) to (4447760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_108 from (4200980, 4806720) to (4207600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_109 from (4214660, 4806720) to (4259280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_110 from (4242020, 4806720) to (4259280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_111 from (4255700, 4806720) to (4274480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_112 from (4269380, 4806720) to (4291200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_113 from (4283060, 4806720) to (4321600, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_114 from (4296740, 4806720) to (4321600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_115 from (4310420, 4806720) to (4336800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_116 from (4324100, 4806720) to (4352000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_117 from (4337780, 4806720) to (4367200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_118 from (4542980, 4806720) to (4561760, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_119 from (4351460, 4806720) to (4383920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_120 from (4365140, 4806720) to (4365680, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_121 from (4556660, 4806720) to (4561760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_122 from (4392500, 4806720) to (4406720, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_123 from (4570340, 4806720) to (4576960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_124 from (4419860, 4806720) to (4420400, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_125 from (4378820, 4806720) to (4350480, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_126 from (4460900, 4806720) to (4476640, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_127 from (4488260, 4806720) to (4488800, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_128 from (1169100, 4806720) to (1169120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_129 from (963900, 4806720) to (963920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_130 from (1251180, 4806720) to (1251200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_131 from (1264860, 4806720) to (1266400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_132 from (1141740, 4806720) to (1141760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_133 from (1210140, 4806720) to (1210160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_134 from (1237500, 4806720) to (1236000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_135 from (881820, 4806720) to (881840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_136 from (895500, 4806720) to (897040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_137 from (909180, 4806720) to (912240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_138 from (922860, 4806720) to (927440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_139 from (1182780, 4806720) to (1184320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_140 from (936540, 4806720) to (942640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_141 from (950220, 4806720) to (979120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_142 from (977580, 4806720) to (994320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_143 from (991260, 4806720) to (1009520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_144 from (1004940, 4806720) to (1024720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_145 from (1018620, 4806720) to (1055120, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_146 from (1032300, 4806720) to (1055120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_147 from (1045980, 4806720) to (1070320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_148 from (1059660, 4806720) to (1087040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_149 from (1073340, 4806720) to (1117440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_150 from (1278540, 4806720) to (1283120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_151 from (1087020, 4806720) to (1117440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_152 from (1100700, 4806720) to (1100720, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_153 from (1292220, 4806720) to (1313520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_154 from (1128060, 4806720) to (1128080, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_155 from (1305900, 4806720) to (1313520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_156 from (1155420, 4806720) to (1155440, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_157 from (1114380, 4806720) to (1099200, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_158 from (1196460, 4806720) to (1196480, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_159 from (1223820, 4806720) to (1223840, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_160 from (10146310, 4806720) to (10161440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_161 from (9941110, 4806720) to (9941040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_162 from (10228390, 4806720) to (10228320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_163 from (10242070, 4806720) to (10243520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_164 from (10118950, 4806720) to (10132560, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_165 from (10187350, 4806720) to (10202480, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_166 from (10214710, 4806720) to (10213120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_167 from (9859030, 4806720) to (9874160, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_168 from (9872710, 4806720) to (9874160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_169 from (9886390, 4806720) to (9889360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_170 from (9900070, 4806720) to (9904560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_171 from (10159990, 4806720) to (10161440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_172 from (9913750, 4806720) to (9919760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_173 from (9927430, 4806720) to (9956240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_174 from (9954790, 4806720) to (9971440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_175 from (9968470, 4806720) to (9986640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_176 from (9982150, 4806720) to (10001840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_177 from (9995830, 4806720) to (10017040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_178 from (10009510, 4806720) to (10047440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_179 from (10023190, 4806720) to (10047440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_180 from (10036870, 4806720) to (10062640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_181 from (10050550, 4806720) to (10079360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_182 from (10255750, 4806720) to (10258720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_183 from (10064230, 4806720) to (10109760, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_184 from (10077910, 4806720) to (10091520, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_185 from (10269430, 4806720) to (10275440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_186 from (10105270, 4806720) to (10105200, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_187 from (10283110, 4806720) to (10305840, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_188 from (10132630, 4806720) to (10132560, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_189 from (10091590, 4806720) to (10061120, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_190 from (10173670, 4806720) to (10173600, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_191 from (10201030, 4806720) to (10200960, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_192 from (6881870, 4806720) to (6881280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_193 from (6676670, 4806720) to (6676080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_194 from (6963950, 4806720) to (6963360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_195 from (6977630, 4806720) to (6978560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_196 from (6854510, 4806720) to (6853920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_197 from (6922910, 4806720) to (6922320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_198 from (6950270, 4806720) to (6948160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_199 from (6594590, 4806720) to (6594000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_200 from (6608270, 4806720) to (6609200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_201 from (6621950, 4806720) to (6624400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_202 from (6635630, 4806720) to (6639600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_203 from (6895550, 4806720) to (6896480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_204 from (6649310, 4806720) to (6670000, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_205 from (6662990, 4806720) to (6691280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_206 from (6690350, 4806720) to (6721680, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_207 from (6704030, 4806720) to (6721680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_208 from (6717710, 4806720) to (6736880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_209 from (6731390, 4806720) to (6752080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_210 from (6745070, 4806720) to (6767280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_211 from (6758750, 4806720) to (6782480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_212 from (6772430, 4806720) to (6797680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_213 from (6786110, 4806720) to (6812880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_214 from (6991310, 4806720) to (7008960, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_215 from (6799790, 4806720) to (6843280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_216 from (6813470, 4806720) to (6812880, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_217 from (7004990, 4806720) to (7008960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_218 from (6840830, 4806720) to (6840240, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_219 from (7018670, 4806720) to (7024160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_220 from (6868190, 4806720) to (6867600, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_221 from (6827150, 4806720) to (6797680, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_222 from (6909230, 4806720) to (6908640, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_223 from (6936590, 4806720) to (6936000, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_224 from (3617430, 4806720) to (3631520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_225 from (3412230, 4806720) to (3412640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_226 from (3699510, 4806720) to (3699920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_227 from (3713190, 4806720) to (3715120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_228 from (3590070, 4806720) to (3590480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_229 from (3658470, 4806720) to (3672560, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_230 from (3685830, 4806720) to (3684720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_231 from (3330150, 4806720) to (3330560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_232 from (3343830, 4806720) to (3345760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_233 from (3357510, 4806720) to (3360960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_234 from (3371190, 4806720) to (3391360, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_235 from (3631110, 4806720) to (3631520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_236 from (3384870, 4806720) to (3391360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_237 from (3398550, 4806720) to (3443040, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_238 from (3425910, 4806720) to (3443040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_239 from (3439590, 4806720) to (3458240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_240 from (3453270, 4806720) to (3473440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_241 from (3466950, 4806720) to (3488640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_242 from (3480630, 4806720) to (3505360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_243 from (3494310, 4806720) to (3535760, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_244 from (3507990, 4806720) to (3535760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_245 from (3521670, 4806720) to (3550960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_246 from (3726870, 4806720) to (3730320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_247 from (3535350, 4806720) to (3567680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_248 from (3549030, 4806720) to (3549440, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_249 from (3740550, 4806720) to (3745520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_250 from (3576390, 4806720) to (3576800, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_251 from (3754230, 4806720) to (3775920, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_252 from (3603750, 4806720) to (3604160, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_253 from (3562710, 4806720) to (3534240, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_254 from (3644790, 4806720) to (3645200, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_255 from (3672150, 4806720) to (3672560, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_256 from (352990, 4806720) to (352880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_257 from (147790, 4806720) to (147680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_258 from (435070, 4806720) to (434960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_259 from (448750, 4806720) to (450160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_260 from (325630, 4806720) to (325520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_261 from (394030, 4806720) to (393920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_262 from (421390, 4806720) to (434960, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_263 from (65710, 4806720) to (65600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_264 from (79390, 4806720) to (80800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_265 from (93070, 4806720) to (96000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_266 from (106750, 4806720) to (111200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_267 from (366670, 4806720) to (383280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_268 from (120430, 4806720) to (126400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_269 from (134110, 4806720) to (162880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_270 from (161470, 4806720) to (178080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_271 from (175150, 4806720) to (193280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_272 from (188830, 4806720) to (208480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_273 from (202510, 4806720) to (238880, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_274 from (216190, 4806720) to (238880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_275 from (229870, 4806720) to (254080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_276 from (243550, 4806720) to (269280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_277 from (257230, 4806720) to (284480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_278 from (462430, 4806720) to (466880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_279 from (270910, 4806720) to (301200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_280 from (284590, 4806720) to (284480, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_281 from (476110, 4806720) to (497280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_282 from (311950, 4806720) to (311840, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_283 from (489790, 4806720) to (497280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_284 from (339310, 4806720) to (339200, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_285 from (298270, 4806720) to (269280, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_286 from (380350, 4806720) to (380240, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_287 from (407710, 4806720) to (407600, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_288 from (12594640, 4806720) to (12594960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_289 from (12389440, 4806720) to (12389760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_290 from (12676720, 4806720) to (12677040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_291 from (12690400, 4806720) to (12692240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_292 from (12567280, 4806720) to (12567600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_293 from (12635680, 4806720) to (12636000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_294 from (12663040, 4806720) to (12675520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_295 from (12307360, 4806720) to (12307680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_296 from (12321040, 4806720) to (12322880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_297 from (12334720, 4806720) to (12338080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_298 from (12348400, 4806720) to (12353280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_299 from (12608320, 4806720) to (12611680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_300 from (12362080, 4806720) to (12383680, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_301 from (12375760, 4806720) to (12404960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_302 from (12403120, 4806720) to (12435360, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_303 from (12416800, 4806720) to (12435360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_304 from (12430480, 4806720) to (12450560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_305 from (12444160, 4806720) to (12465760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_306 from (12457840, 4806720) to (12480960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_307 from (12471520, 4806720) to (12497680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_308 from (12485200, 4806720) to (12528080, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_309 from (12498880, 4806720) to (12528080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_310 from (12704080, 4806720) to (12707440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_311 from (12512560, 4806720) to (12543280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_312 from (12526240, 4806720) to (12526560, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_313 from (12717760, 4806720) to (12722640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_314 from (12553600, 4806720) to (12553920, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_315 from (12731440, 4806720) to (12737840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_316 from (12580960, 4806720) to (12581280, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_317 from (12539920, 4806720) to (12511360, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_318 from (12622000, 4806720) to (12622320, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_319 from (12649360, 4806720) to (12664880, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_320 from (9330200, 4806720) to (9330000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_321 from (9125000, 4806720) to (9124800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_322 from (9412280, 4806720) to (9427280, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_323 from (9425960, 4806720) to (9427280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_324 from (9302840, 4806720) to (9316320, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_325 from (9371240, 4806720) to (9386240, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_326 from (9398600, 4806720) to (9396880, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_327 from (9042920, 4806720) to (9057920, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_328 from (9056600, 4806720) to (9057920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_329 from (9070280, 4806720) to (9073120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_330 from (9083960, 4806720) to (9088320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_331 from (9343880, 4806720) to (9345200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_332 from (9097640, 4806720) to (9103520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_333 from (9111320, 4806720) to (9140000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_334 from (9138680, 4806720) to (9155200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_335 from (9152360, 4806720) to (9170400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_336 from (9166040, 4806720) to (9185600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_337 from (9179720, 4806720) to (9200800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_338 from (9193400, 4806720) to (9231200, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_339 from (9207080, 4806720) to (9231200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_340 from (9220760, 4806720) to (9246400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_341 from (9234440, 4806720) to (9261600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_342 from (9439640, 4806720) to (9442480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_343 from (9248120, 4806720) to (9276800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_344 from (9261800, 4806720) to (9261600, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_345 from (9453320, 4806720) to (9459200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_346 from (9289160, 4806720) to (9288960, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_347 from (9467000, 4806720) to (9489600, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_348 from (9316520, 4806720) to (9316320, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_349 from (9275480, 4806720) to (9246400, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_350 from (9357560, 4806720) to (9357360, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_351 from (9384920, 4806720) to (9384720, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_352 from (6065760, 4806720) to (6065040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_353 from (5860560, 4806720) to (5859840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_354 from (6147840, 4806720) to (6147120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_355 from (6161520, 4806720) to (6162320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_356 from (6038400, 4806720) to (6037680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_357 from (6106800, 4806720) to (6106080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_358 from (6134160, 4806720) to (6131920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_359 from (5778480, 4806720) to (5791440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_360 from (5792160, 4806720) to (5791440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_361 from (5805840, 4806720) to (5806640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_362 from (5819520, 4806720) to (5821840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_363 from (6079440, 4806720) to (6080240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_364 from (5833200, 4806720) to (5837040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_365 from (5846880, 4806720) to (5875040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_366 from (5874240, 4806720) to (5905440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_367 from (5887920, 4806720) to (5905440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_368 from (5901600, 4806720) to (5920640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_369 from (5915280, 4806720) to (5935840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_370 from (5928960, 4806720) to (5951040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_371 from (5942640, 4806720) to (5966240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_372 from (5956320, 4806720) to (5981440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_373 from (5970000, 4806720) to (5996640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_374 from (6175200, 4806720) to (6177520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_375 from (5983680, 4806720) to (6027040, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_376 from (5997360, 4806720) to (5996640, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_377 from (6188880, 4806720) to (6192720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_378 from (6024720, 4806720) to (6024000, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_379 from (6202560, 4806720) to (6223120, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_380 from (6052080, 4806720) to (6051360, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_381 from (6011040, 4806720) to (5981440, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_382 from (6093120, 4806720) to (6092400, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_383 from (6120480, 4806720) to (6119760, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_384 from (2801320, 4806720) to (2801600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_385 from (2596120, 4806720) to (2596400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_386 from (2883400, 4806720) to (2897360, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_387 from (2897080, 4806720) to (2897360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_388 from (2773960, 4806720) to (2774240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_389 from (2842360, 4806720) to (2856320, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_390 from (2869720, 4806720) to (2866960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_391 from (2514040, 4806720) to (2514320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_392 from (2527720, 4806720) to (2529520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_393 from (2541400, 4806720) to (2544720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_394 from (2555080, 4806720) to (2559920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_395 from (2815000, 4806720) to (2816800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_396 from (2568760, 4806720) to (2575120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_397 from (2582440, 4806720) to (2611600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_398 from (2609800, 4806720) to (2626800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_399 from (2623480, 4806720) to (2657200, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_400 from (2637160, 4806720) to (2657200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_401 from (2650840, 4806720) to (2672400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_402 from (2664520, 4806720) to (2689120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_403 from (2678200, 4806720) to (2719520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_404 from (2691880, 4806720) to (2719520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_405 from (2705560, 4806720) to (2734720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_406 from (2910760, 4806720) to (2912560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_407 from (2719240, 4806720) to (2749920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_408 from (2732920, 4806720) to (2733200, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_409 from (2924440, 4806720) to (2927760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_410 from (2760280, 4806720) to (2760560, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_411 from (2938120, 4806720) to (2942960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_412 from (2787640, 4806720) to (2787920, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_413 from (2746600, 4806720) to (2718000, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_414 from (2828680, 4806720) to (2828960, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_415 from (2856040, 4806720) to (2856320, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_416 from (11778530, 4806720) to (11778720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_417 from (11573330, 4806720) to (11573520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_418 from (11860610, 4806720) to (11860800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_419 from (11874290, 4806720) to (11877520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_420 from (11751170, 4806720) to (11751360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_421 from (11819570, 4806720) to (11819760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_422 from (11846930, 4806720) to (11845600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_423 from (11491250, 4806720) to (11491440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_424 from (11504930, 4806720) to (11506640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_425 from (11518610, 4806720) to (11521840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_426 from (11532290, 4806720) to (11537040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_427 from (11792210, 4806720) to (11793920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_428 from (11545970, 4806720) to (11552240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_429 from (11559650, 4806720) to (11588720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_430 from (11587010, 4806720) to (11603920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_431 from (11600690, 4806720) to (11619120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_432 from (11614370, 4806720) to (11649520, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_433 from (11628050, 4806720) to (11649520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_434 from (11641730, 4806720) to (11664720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_435 from (11655410, 4806720) to (11681440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_436 from (11669090, 4806720) to (11711840, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_437 from (11682770, 4806720) to (11711840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_438 from (11887970, 4806720) to (11907920, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_439 from (11696450, 4806720) to (11727040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_440 from (11710130, 4806720) to (11710320, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_441 from (11901650, 4806720) to (11907920, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_442 from (11737490, 4806720) to (11752880, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_443 from (11915330, 4806720) to (11923120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_444 from (11764850, 4806720) to (11765040, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_445 from (11723810, 4806720) to (11695120, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_446 from (11805890, 4806720) to (11806080, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_447 from (11833250, 4806720) to (11848640, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_448 from (8514090, 4806720) to (8513760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_449 from (8308890, 4806720) to (8323760, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_450 from (8596170, 4806720) to (8611040, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_451 from (8609850, 4806720) to (8611040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_452 from (8486730, 4806720) to (8486400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_453 from (8555130, 4806720) to (8554800, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_454 from (8582490, 4806720) to (8580640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_455 from (8226810, 4806720) to (8226480, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_456 from (8240490, 4806720) to (8241680, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_457 from (8254170, 4806720) to (8272080, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_458 from (8267850, 4806720) to (8272080, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_459 from (8527770, 4806720) to (8528960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_460 from (8281530, 4806720) to (8287280, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_461 from (8295210, 4806720) to (8323760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_462 from (8322570, 4806720) to (8338960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_463 from (8336250, 4806720) to (8354160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_464 from (8349930, 4806720) to (8369360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_465 from (8363610, 4806720) to (8384560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_466 from (8377290, 4806720) to (8399760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_467 from (8390970, 4806720) to (8414960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_468 from (8404650, 4806720) to (8445360, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_469 from (8418330, 4806720) to (8445360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_470 from (8623530, 4806720) to (8626240, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_471 from (8432010, 4806720) to (8460560, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_472 from (8445690, 4806720) to (8445360, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_473 from (8637210, 4806720) to (8641440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_474 from (8473050, 4806720) to (8472720, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_475 from (8650890, 4806720) to (8656640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_476 from (8500410, 4806720) to (8500080, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_477 from (8459370, 4806720) to (8445360, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_478 from (8541450, 4806720) to (8541120, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_479 from (8568810, 4806720) to (8582160, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_480 from (5249650, 4806720) to (5250320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_481 from (5044450, 4806720) to (5045120, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_482 from (5331730, 4806720) to (5332400, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_483 from (5345410, 4806720) to (5347600, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_484 from (5222290, 4806720) to (5222960, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_485 from (5290690, 4806720) to (5291360, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_486 from (5318050, 4806720) to (5317200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_487 from (4962370, 4806720) to (4963040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_488 from (4976050, 4806720) to (4993440, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_489 from (4989730, 4806720) to (4993440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_490 from (5003410, 4806720) to (5008640, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_491 from (5263330, 4806720) to (5265520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_492 from (5017090, 4806720) to (5023840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_493 from (5030770, 4806720) to (5060320, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_494 from (5058130, 4806720) to (5075520, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_495 from (5071810, 4806720) to (5090720, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_496 from (5085490, 4806720) to (5107440, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_497 from (5099170, 4806720) to (5137840, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_498 from (5112850, 4806720) to (5137840, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_499 from (5126530, 4806720) to (5153040, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_500 from (5140210, 4806720) to (5169760, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_501 from (5153890, 4806720) to (5200160, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_502 from (5359090, 4806720) to (5378000, 4785200) with orientation S. (MP-001)
Information: Pulling level 1 cell guide_buffer_503 from (5167570, 4806720) to (5200160, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_504 from (5181250, 4806720) to (5181920, 4751760) with orientation N. (MP-001)
Information: Pulling level 1 cell guide_buffer_505 from (5372770, 4806720) to (5378000, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_506 from (5208610, 4806720) to (5222960, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_507 from (5386450, 4806720) to (5393200, 4785200) with orientation FS. (MP-001)
Information: Pulling level 1 cell guide_buffer_508 from (5235970, 4806720) to (5251840, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_509 from (5194930, 4806720) to (5181920, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_510 from (5277010, 4806720) to (5292880, 4751760) with orientation FN. (MP-001)
Information: Pulling level 1 cell guide_buffer_511 from (5304370, 4806720) to (5305040, 4751760) with orientation N. (MP-001)
Number of Cells pulled    =    512
Place Cache save: 120 elements -- 0 drcFail 120 drcOk
Place Cache save: 52 special-case elements referenced 1 cases
Place Cache save: 5 libcells referenced from 2 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 120 elements -- 32 drcFail 88 drcOk
Access Cache save: 52 special-case elements referenced 1 cases
Access Cache save: 5 libcells referenced from 2 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 120
NPLDRC Place Cache: read cache elements 74
NPLDRC Place Cache: hit rate  96.3%  (46 / 1257)
NPLDRC Access Cache: unique cache elements 120
NPLDRC Access Cache: read cache elements 74
NPLDRC Access Cache: hit rate  96.3%  (46 / 1257)
Information: Ending 'magnet_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:37 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
set_attribute [get_cells -p *guide_buffer*] -name physical_status -value legalize_only
{guide_buffer guide_buffer_1 guide_buffer_10 guide_buffer_100 guide_buffer_101 guide_buffer_102 guide_buffer_103 guide_buffer_104 guide_buffer_105 guide_buffer_106 guide_buffer_107 guide_buffer_108 guide_buffer_109 guide_buffer_11 guide_buffer_110 guide_buffer_111 guide_buffer_112 guide_buffer_113 guide_buffer_114 guide_buffer_115 guide_buffer_116 guide_buffer_117 guide_buffer_118 guide_buffer_119 guide_buffer_12 guide_buffer_120 guide_buffer_121 guide_buffer_122 guide_buffer_123 guide_buffer_124 guide_buffer_125 guide_buffer_126 guide_buffer_127 guide_buffer_128 guide_buffer_129 guide_buffer_13 guide_buffer_130 guide_buffer_131 guide_buffer_132 guide_buffer_133 guide_buffer_134 guide_buffer_135 guide_buffer_136 guide_buffer_137 guide_buffer_138 guide_buffer_139 guide_buffer_14 guide_buffer_140 guide_buffer_141 guide_buffer_142 guide_buffer_143 guide_buffer_144 guide_buffer_145 guide_buffer_146 guide_buffer_147 guide_buffer_148 guide_buffer_149 guide_buffer_15 guide_buffer_150 guide_buffer_151 guide_buffer_152 guide_buffer_153 guide_buffer_154 guide_buffer_155 guide_buffer_156 guide_buffer_157 guide_buffer_158 guide_buffer_159 guide_buffer_16 guide_buffer_160 guide_buffer_161 guide_buffer_162 guide_buffer_163 guide_buffer_164 guide_buffer_165 guide_buffer_166 guide_buffer_167 guide_buffer_168 guide_buffer_169 guide_buffer_17 guide_buffer_170 guide_buffer_171 guide_buffer_172 guide_buffer_173 guide_buffer_174 guide_buffer_175 guide_buffer_176 guide_buffer_177 guide_buffer_178 guide_buffer_179 guide_buffer_18 guide_buffer_180 guide_buffer_181 guide_buffer_182 guide_buffer_183 guide_buffer_184 guide_buffer_185 guide_buffer_186 guide_buffer_187 guide_buffer_188 ...}
set_size_only [get_cells -p *guide_buffer*]
Information: The command 'set_size_only' cleared the undo history. (UNDO-016)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-01-04 17:14:37 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 120 elements -- 0 drcFail 120 drcOk
Place Cache read: 5 libcells referenced from 2 libs
Place Cache read: 52 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 120 elements -- 32 drcFail 88 drcOk
Access Cache read: 5 libcells referenced from 2 libs
Access Cache read: 52 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 1552 moveable cells.
Legalization progress 9%...
Legalization progress 19%...
Legalization progress 29%...
Legalization progress 39%...
Legalization progress 49%...
Legalization progress 59%...
Legalization progress 69%...
Legalization progress 79%...
Legalization progress 89%...
Legalization progress 99%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
5 references with the lowest legality passing rate:
INVX4_RVT: 100.0% (2 / 2)
ISOLORAOX1_HVT: 100.0% (457 / 457)
ISOLORAOX2_HVT: 100.0% (54 / 54)
ISOLORAOX4_HVT: 100.0% (1 / 1)
NBUFFX4_RVT: 100.0% (1038 / 1038)
================ Displacement Report =================
Area: placed=22286, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 22286/3615053 sites = 0.62%
Inbound cells: 0; 2-row cells: 0; >2-row cells: 16
    Total cell instance count: 1568 (1552 placed, 0 unplaced, 16 fixed)
No cells moved
======================================================
NPLDRC Place Cache: unique cache elements 120
NPLDRC Place Cache: read cache elements 120
NPLDRC Place Cache: hit rate 100.0%  (0 / 1324)
NPLDRC Access Cache: unique cache elements 120
NPLDRC Access Cache: read cache elements 120
NPLDRC Access Cache: hit rate 100.0%  (0 / 1324)
Legalization succeeded.
Total Legalizer CPU: 0.629
Total Legalizer Wall Time: 0.603
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-01-04 17:14:38 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
1
##
place_opt -from initial_place -to initial_place
Information: Starting 'place_opt -from initial_place -to initial_place' (FLW-8000)
Information: Time: 2024-01-04 17:14:38 / Session: 0.02 hr / Command: 0.00 hr / Memory: 880 MB (FLW-8100)
Information: The command 'place_opt' cleared the undo history. (UNDO-016)
INFO: place_opt is running in balanced flow mode
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5358_160112/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5887_160113/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5753_160114/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5467_160115/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5240_160116/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_6073_160117/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4532_160118/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4389_160119/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4856_160120/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4709_160121/VDDG'. (MV-009)
Information: Total 22 MV-009 violations. (MV-080a)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.160655 ohm/um, via_r = 0.510976 ohm/cut, c = 0.081725 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.093690 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-01-04 17:14:40 / Session: 0.02 hr / Command: 0.00 hr / Memory: 926 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-01-04 17:14:40 / Session: 0.02 hr / Command: 0.00 hr / Memory: 926 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   ss_Cmax_125c_func	(Mode: func; Corner: ss_Cmax_125c)
   ss_Cmax_m40c_func	(Mode: func; Corner: ss_Cmax_m40c)
   ss_Cmax_m40c_test	(Mode: test; Corner: ss_Cmax_m40c)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 4 ICGs are unique in the design. (CTS-126)
Information: clock_gate_address_reg_0: reason - unique (CTS-127)
Information: bslice_pre/clock_gate_s1_op2_reg_1: reason - unique (CTS-127)
Information: bslice_post/clock_gate_s2_op1_reg_0: reason - unique (CTS-127)
Information: bslice_post/clock_gate_s2_op2_reg_1: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       4
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   4
      Unique                  4
    ICG at the end            4


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
Warning: The app_option <place.coarse.enhanced_auto_density_control> will be deprecated in a future release. Please see <place.coarse.auto_density_control> for migration option.
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 97644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1552, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario ss_Cmax_125c_func
Info: embedded eLpp will optimize for scenario ss_Cmax_m40c_func
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 97644, of which 97637 non-clock nets
Number of nets with 0 toggle rate: 90
Max toggle rate = 0.392157, average toggle rate = 0.0593272
Max non-clock toggle rate = 0.197052
eLpp weight range = (0, 6.61007)
*** 29 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 97644
Amt power = 0.1
Non-default weight range: (0.9, 5.56101)
Information: Automatic repeater spreading is enabled.
Restructuring in 3 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'ss_Cmax_m40c' for buffer aware analysis.
DTDP placement: scenario=ss_Cmax_m40c_func
Factor(2) = 1
Factor(1) = 0.854328
Factor(BASE) = 1
Information: The net parasitics of block bslice are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Old version of Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.83. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 1037 sequential cells for slack balancing.
coarse place 5% done.
coarse place 10% done.
coarse place 14% done.
coarse place 19% done.
coarse place 24% done.
coarse place 29% done.
coarse place 33% done.
coarse place 38% done.
coarse place 43% done.
coarse place 48% done.
coarse place 52% done.
coarse place 57% done.
coarse place 62% done.
coarse place 67% done.
coarse place 71% done.
coarse place 76% done.
coarse place 81% done.
coarse place 86% done.
coarse place 90% done.
coarse place 95% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.52453e+10
Information: Extraction observers are detached as design net change threshold is reached.
Stored 34 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
START_CMD: optimize_dft        CPU:   1128 s ( 0.31 hr) ELAPSE:    251 s ( 0.07 hr) MEM-PEAK:  1307 Mb Thu Jan  4 17:17:41 2024
DFT optimization is skipped due to optimize_scan_chain being false
END_CMD: optimize_dft          CPU:   1128 s ( 0.31 hr) ELAPSE:    251 s ( 0.07 hr) MEM-PEAK:  1307 Mb Thu Jan  4 17:17:41 2024
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-01-04 17:17:41 / Session: 0.07 hr / Command: 0.05 hr / Memory: 1307 MB (FLW-8100)


Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.150550 ohm/um, via_r = 0.507985 ohm/cut, c = 0.083633 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.097600 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 97644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 97643, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: sweep stats: 0 gates / 36 nets gobbled, 0 gates (0 seq) simplified

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-01-04 17:17:45 / Session: 0.07 hr / Command: 0.05 hr / Memory: 1307 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_place -to initial_place' (FLW-8001)
Information: Time: 2024-01-04 17:17:45 / Session: 0.07 hr / Command: 0.05 hr / Memory: 1307 MB (FLW-8100)
1
place_opt -from initial_drc -to initial_drc
Information: Starting 'place_opt -from initial_drc -to initial_drc' (FLW-8000)
Information: Time: 2024-01-04 17:17:45 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1307 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5358_160112/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5887_160113/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5753_160114/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5467_160115/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_5240_160116/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_6073_160117/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4532_160118/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4389_160119/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4856_160120/VDDG'. (MV-009)
Error: Supply net connection cannot be determined for PG pin 'HFSBUF_4709_160121/VDDG'. (MV-009)
Information: Total 22 MV-009 violations. (MV-080a)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-01-04 17:17:46 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1307 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-01-04 17:17:46 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1307 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0801 seconds to build cellmap data
INFO: creating 50(r) x 53(c) GridCells YDim 12.5753 XDim 32.9112
INFO: number of GridCells (0x8fac0380): 2650
INFO: creating 50(r) x 53(c) GridCells YDim 12.5753 XDim 32.9112
INFO: number of GridCells (0x8fac0380): 2650
Total 0.4980 seconds to load 87988 cell instances into cellmap, 86436 cells are off site row
Moveable cells: 87988; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1087, cell height 1.6952, cell area 3.6306 for total 87988 placed and application fixed cells
Information: Current block utilization is '0.34440', effective utilization is '0.34770'. (OPT-055)

    Scenario ss_Cmax_125c_func  WNS = 4.035557, TNS = 959.075032, NVP = 766
    Scenario ss_Cmax_m40c_func  WNS = 4.197354, TNS = 2831.530006, NVP = 1084
    Scenario ss_Cmax_m40c_test  WNS = 4.197354, TNS = 2831.530006, NVP = 1084

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:17     4.197  2871.457 4.719e+05  7402.157 1.115e+06      3579      6814         0     0.000      1307 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario ss_Cmax_125c_func  WNS = 4.035557, TNS = 959.075032, NVP = 766
    Scenario ss_Cmax_m40c_func  WNS = 4.197354, TNS = 2831.530006, NVP = 1084
    Scenario ss_Cmax_m40c_test  WNS = 4.197354, TNS = 2831.530006, NVP = 1084

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:25     4.197  2871.457 4.719e+05  7402.157 1.115e+06      3579      6814         0     0.000      1307 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario ss_Cmax_125c_func  WNS = 4.035557, TNS = 959.075032, NVP = 766
    Scenario ss_Cmax_m40c_func  WNS = 4.197354, TNS = 2831.530006, NVP = 1084
    Scenario ss_Cmax_m40c_test  WNS = 4.197354, TNS = 2831.530006, NVP = 1084

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:26     4.197  2871.457 4.719e+05  7402.157 1.115e+06      3579      6814         0     0.000      1307 

ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 4143 buffer-tree drivers
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8
WINFO: 97644 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 Total

Roi-HfsDrc SN: 1798569713 435980330 0 (1486.091553)

Processing Buffer Trees  (ROI) ... 

    [415]  10% ...
    [830]  20% ...
    [1245]  30% ...
    [1660]  40% ...
    [2075]  50% ...
    [2490]  60% ...
    [2905]  70% ...
    [3320]  80% ...
    [3735]  90% ...
    [4143] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1934         4304
  Inverters:          738         1420
------------ ------------ ------------
      Total:         2672         5724
------------ ------------ ------------

Number of Drivers Sized: 1343 [32.42%]
                      P: 1231 [29.71%]
                      N: 112 [2.70%]

WINFO: 100696 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 30.84 sec ELAPSE 0 hr : 0 min : 6.84 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1492544 K / inuse 1492544 K
Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149981 ohm/um, via_r = 0.507818 ohm/cut, c = 0.083683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.097648 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 100696, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 100696, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario ss_Cmax_125c_func  WNS = 0.853602, TNS = 46.552772, NVP = 108
    Scenario ss_Cmax_m40c_func  WNS = 3.020921, TNS = 1722.947417, NVP = 980
    Scenario ss_Cmax_m40c_test  WNS = 3.020921, TNS = 1722.947417, NVP = 980

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:35     3.021  1722.969 4.910e+05     1.823   267.917      5949      7496         0     0.000      1481 


    Scenario ss_Cmax_125c_func  WNS = 0.853602, TNS = 46.552772, NVP = 108
    Scenario ss_Cmax_m40c_func  WNS = 3.020921, TNS = 1722.947417, NVP = 980
    Scenario ss_Cmax_m40c_test  WNS = 3.020921, TNS = 1722.947417, NVP = 980

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:36     3.021  1722.969 4.910e+05     1.823   267.917      5949      7496         0     0.000      1481 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-01-04 17:18:07 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1482 MB (FLW-8100)


INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-01-04 17:18:08 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1482 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_drc -to initial_drc' (FLW-8001)
Information: Time: 2024-01-04 17:18:08 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1482 MB (FLW-8100)
1
place_opt -from initial_opto -to final_opto
Information: Starting 'place_opt -from initial_opto -to final_opto' (FLW-8000)
Information: Time: 2024-01-04 17:18:08 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1482 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-01-04 17:18:09 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1482 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-01-04 17:18:09 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1482 MB (FLW-8100)

Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149981 ohm/um, via_r = 0.507818 ohm/cut, c = 0.083683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.097648 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 100696, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 100696, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario ss_Cmax_125c_func  WNS = 0.853651, TNS = 46.563497, NVP = 108
    Scenario ss_Cmax_m40c_func  WNS = 3.020033, TNS = 1722.953771, NVP = 980
    Scenario ss_Cmax_m40c_test  WNS = 3.020033, TNS = 1722.953771, NVP = 980

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:41     3.020  1722.975 4.910e+05     1.826   267.917      5949      7496         0     0.000      1481 

Running initial optimization step.
Place-opt command begin                   CPU:  1231 s (  0.34 hr )  ELAPSE:   282 s (  0.08 hr )  MEM-PEAK:  1481 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Place-opt timing update complete          CPU:  1231 s (  0.34 hr )  ELAPSE:   282 s (  0.08 hr )  MEM-PEAK:  1481 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Activity propagation will be performed for scenario ss_Cmax_m40c_test.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'test' and corner 'ss_Cmax_m40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_m40c_test (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.8537    46.5635    108        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    1  15   0.0000     0.0000      0        -          -      -
    1  16   0.0000     0.0000      0        -          -      -
    1  17   0.0000     0.0000      0        -          -      -
    1  18   0.0000     0.0000      0        -          -      -
    1  19   0.0000     0.0000      0        -          -      -
    1  20   0.0000     0.0000      0        -          -      -
    1  21   0.0000     0.0000      0        -          -      -
    1  22   0.0000     0.0000      0        -          -      -
    1  23   0.0000     0.0000      0        -          -      -
    1  24   0.0000     0.0000      0        -          -      -
    1  25   0.0000     0.0000      0        -          -      -
    1  26   0.0000     0.0000      0        -          -      -
    1  27   0.0000     0.0000      0        -          -      -
    1  28   0.0000     0.0000      0        -          -      -
    1  29   0.0000     0.0000      0        -          -      -
    1  30   0.0000     0.0000      0        -          -      -
    1  31   0.0000     0.0000      0        -          -      -
    1  32   0.0000     0.0000      0        -          -      -
    1  33   0.0000     0.0000      0        -          -      -
    1  34   0.0000     0.0000      0        -          -      -
    1  35   0.0000     0.0000      0        -          -      -
    1  36   0.0000     0.0000      0        -          -      -
    1  37   0.0000     0.0000      0        -          -      -
    1  38   0.0000     0.0000      0        -          -      -
    1  39   0.0000     0.0000      0        -          -      -
    1  40   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   3.0200  1722.9530    980        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
    2  15   0.0000     0.0000      0        -          -      -
    2  16   0.0000     0.0000      0        -          -      -
    2  17   0.0000     0.0000      0        -          -      -
    2  18   0.0000     0.0000      0        -          -      -
    2  19   0.0000     0.0000      0        -          -      -
    2  20   0.0000     0.0000      0        -          -      -
    2  21   0.0000     0.0000      0        -          -      -
    2  22   0.0000     0.0000      0        -          -      -
    2  23   0.0000     0.0000      0        -          -      -
    2  24   0.0000     0.0000      0        -          -      -
    2  25   0.0000     0.0000      0        -          -      -
    2  26   0.0000     0.0000      0        -          -      -
    2  27   0.0000     0.0000      0        -          -      -
    2  28   0.0000     0.0000      0        -          -      -
    2  29   0.0000     0.0000      0        -          -      -
    2  30   0.0000     0.0000      0        -          -      -
    2  31   0.0000     0.0000      0        -          -      -
    2  32   0.0000     0.0000      0        -          -      -
    2  33   0.0000     0.0000      0        -          -      -
    2  34   0.0000     0.0000      0        -          -      -
    2  35   0.0000     0.0000      0        -          -      -
    2  36   0.0000     0.0000      0        -          -      -
    2  37   0.0000     0.0000      0        -          -      -
    2  38   0.0000     0.0000      0        -          -      -
    2  39   0.0000     0.0000      0        -          -      -
    2  40   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   3.0200  1722.9530    980        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    3  16   0.0000     0.0000      0        -          -      -
    3  18   0.0000     0.0000      0        -          -      -
    3  19   0.0000     0.0000      0        -          -      -
    3  20   0.0000     0.0000      0        -          -      -
    3  21   0.0000     0.0000      0        -          -      -
    3  22   0.0000     0.0000      0        -          -      -
    3  23   0.0000     0.0000      0        -          -      -
    3  25   0.0000     0.0000      0        -          -      -
    3  26   0.0000     0.0000      0        -          -      -
    3  27   0.0000     0.0000      0        -          -      -
    3  28   0.0000     0.0000      0        -          -      -
    3  29   0.0000     0.0000      0        -          -      -
    3  30   0.0000     0.0000      0        -          -      -
    3  32   0.0000     0.0000      0        -          -      -
    3  33   0.0000     0.0000      0        -          -      -
    3  34   0.0000     0.0000      0        -          -      -
    3  35   0.0000     0.0000      0        -          -      -
    3  36   0.0000     0.0000      0        -          -      -
    3  38   0.0000     0.0000      0        -          -      -
    3  39   0.0000     0.0000      0        -          -      -
    3  40   0.0000     0.0000      0        -          -      -
    3  41   0.0000     0.0000      0        -          -      -
    3  42   0.0000     0.0000      0        -          -      -
    3  43   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.8537    46.5635  46.5635    108        -          -      -       34     1.5508       73 11902273536
    2   *   3.0200  1722.9537 1722.9537    980        -          -      -       24     1.5811       29  392295008
    3   *   3.0200  1722.9537 1722.9537    980        -          -      -       24     1.5811       29  392295008
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.0200  1722.9751 1722.9751    981        -          -      -       35     1.8256       73 11902273536    487909.31      88642       5949       7496
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.0200  1722.9751 1722.9751    981        -          -      -       35       73 11902273536    487909.31      88642
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Place-opt initialization complete         CPU:  1352 s (  0.38 hr )  ELAPSE:   300 s (  0.08 hr )  MEM-PEAK:  1537 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 5 Iter  1       1722.98     1722.98         -       108     487909.31  11902273536.00       88642              0.08      1537
Warning: To enable pin track alignment feature, app option "place.legalize.enable_pin_color_alignment_check" needs to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0825 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 91040 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Running GR for RDE Capture
Generating Timing information  
Information: The RC mode used is VR for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 100696, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 100696, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario ss_Cmax_m40c_func (Mode func Corner ss_Cmax_m40c)
Generating Timing information  ... Done
Information: The net parasitics of block bslice are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7055 
Info: route.global.delay_based_route_rejection is 3.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  120  Alloctr  122  Proc   16 
[End of Read DB] Total (MB): Used  127  Alloctr  129  Proc 7071 
Info: route.global.delay_based_route_rejection is 3.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  158  Alloctr  161  Proc 7071 
Net statistics:
Total number of nets     = 100699
Number of nets to route  = 99668
1031 nets are fully connected,
 of which 1031 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   50  Alloctr   51  Proc    0 
[End of Build All Nets] Total (MB): Used  209  Alloctr  212  Proc 7071 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  5.34	 on layer (1)	 M1
Average gCell capacity  8.60	 on layer (2)	 M2
Average gCell capacity  4.30	 on layer (3)	 M3
Average gCell capacity  4.40	 on layer (4)	 M4
Average gCell capacity  2.15	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc   54 
[End of Build Congestion map] Total (MB): Used  272  Alloctr  277  Proc 7125 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 99668, Total HPWL 3549194 microns
HPWL   0 ~   50 microns: Net Count    90770	Total HPWL      1097138 microns
HPWL  50 ~  100 microns: Net Count     3244	Total HPWL       221284 microns
HPWL 100 ~  200 microns: Net Count     1712	Total HPWL       253032 microns
HPWL 200 ~  300 microns: Net Count     1325	Total HPWL       327367 microns
HPWL 300 ~  400 microns: Net Count      764	Total HPWL       261004 microns
HPWL 400 ~  500 microns: Net Count      484	Total HPWL       216002 microns
HPWL 500 ~  600 microns: Net Count      330	Total HPWL       181284 microns
HPWL 600 ~  700 microns: Net Count      172	Total HPWL       110818 microns
HPWL 700 ~  800 microns: Net Count      196	Total HPWL       148735 microns
HPWL 800 ~  900 microns: Net Count      172	Total HPWL       145553 microns
HPWL 900 ~ 1000 microns: Net Count      167	Total HPWL       156808 microns
HPWL     > 1000 microns: Net Count      332	Total HPWL       430168 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  132  Alloctr  134  Proc   54 
[End of Build Data] Total (MB): Used  282  Alloctr  286  Proc 7125 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  113  Alloctr  113  Proc  129 
[End of Blocked Pin Detection] Total (MB): Used  386  Alloctr  390  Proc 7255 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:20 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[End of Initial Routing] Stage (MB): Used   66  Alloctr   67  Proc  133 
[End of Initial Routing] Total (MB): Used  453  Alloctr  458  Proc 7389 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 24919 Max = 92 GRCs = 19681 (2.51%)
Initial. H routing: Dmd-Cap  = 24518 Max = 17 (GRCs =    1) GRCs = 19637 (5.01%)
Initial. V routing: Dmd-Cap  =   401 Max = 92 (GRCs =    1) GRCs =    44 (0.01%)
Initial. Both Dirs: Overflow = 32256 Max = 82 GRCs = 49224 (6.28%)
Initial. H routing: Overflow = 31292 Max = 16 (GRCs =    1) GRCs = 48578 (12.39%)
Initial. V routing: Overflow =   964 Max = 82 (GRCs =    1) GRCs =   646 (0.16%)
Initial. M1         Overflow =  3967 Max =  9 (GRCs =    3) GRCs =  4523 (1.15%)
Initial. M2         Overflow =   576 Max = 82 (GRCs =    1) GRCs =   279 (0.07%)
Initial. M3         Overflow = 11116 Max = 16 (GRCs =    1) GRCs = 16694 (4.26%)
Initial. M4         Overflow =    56 Max =  9 (GRCs =    1) GRCs =    28 (0.01%)
Initial. M5         Overflow =  6646 Max =  4 (GRCs =    1) GRCs =  6238 (1.59%)
Initial. M6         Overflow =   184 Max =  2 (GRCs =    8) GRCs =   192 (0.05%)
Initial. M7         Overflow =  9562 Max =  2 (GRCs = 1579) GRCs = 21123 (5.39%)
Initial. M8         Overflow =   147 Max =  1 (GRCs =  147) GRCs =   147 (0.04%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3188 Max =  2 GRCs = 14914 (13.26%)
Initial. H routing: Overflow =  3182 Max =  2 (GRCs = 1434) GRCs = 14891 (26.48%)
Initial. V routing: Overflow =     5 Max =  2 (GRCs =    1) GRCs =    23 (0.04%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =    2) GRCs =     2 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =    4) GRCs =     4 (0.01%)
Initial. M6         Overflow =     5 Max =  2 (GRCs =    1) GRCs =    20 (0.04%)
Initial. M7         Overflow =  3181 Max =  2 (GRCs = 1434) GRCs = 14887 (26.47%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       84.7 11.6 0.20 1.40 0.08 0.58 0.26 0.21 0.18 0.13 0.24 0.06 0.04 0.18
M2       40.0 24.9 9.47 14.7 3.82 3.75 1.88 0.84 0.35 0.10 0.05 0.01 0.00 0.01
M3       27.7 8.37 0.94 15.4 0.00 9.22 16.6 1.19 11.2 0.00 7.23 0.59 0.79 0.64
M4       53.5 24.6 3.53 13.6 0.00 2.68 1.54 0.13 0.18 0.00 0.07 0.00 0.00 0.00
M5       39.4 0.00 0.00 15.5 0.00 13.0 17.2 0.00 0.00 0.00 13.2 0.00 0.00 1.56
M6       69.5 0.00 0.00 21.6 0.00 4.19 3.69 0.00 0.00 0.00 0.79 0.00 0.00 0.04
M7       56.2 0.00 0.00 0.00 0.00 12.1 0.00 0.00 0.00 0.00 29.6 0.00 0.00 1.96
M8       91.2 0.00 0.00 0.00 0.00 5.41 0.00 0.00 0.00 0.00 3.33 0.00 0.00 0.04
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.1 6.97 1.41 8.26 0.39 5.11 4.13 0.24 1.20 0.02 5.48 0.07 0.08 0.44


Initial. Total Wire Length = 3666199.25
Initial. Layer M1 wire length = 184695.23
Initial. Layer M2 wire length = 722110.60
Initial. Layer M3 wire length = 1163412.07
Initial. Layer M4 wire length = 352521.50
Initial. Layer M5 wire length = 622696.80
Initial. Layer M6 wire length = 206034.24
Initial. Layer M7 wire length = 352014.27
Initial. Layer M8 wire length = 62714.54
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 735431
Initial. Via VIA12SQ_C count = 331943
Initial. Via VIA23SQ_C count = 264909
Initial. Via VIA34SQ_C count = 67105
Initial. Via VIA45SQ_C count = 37826
Initial. Via VIA56SQ_C count = 19835
Initial. Via VIA67SQ_C count = 9921
Initial. Via VIA78SQ_C count = 3891
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  4 17:19:03 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:25 Elapsed real time: 0:00:15
20% of nets complete Elapsed cpu time: 0:00:37 Elapsed real time: 0:00:17
30% of nets complete Elapsed cpu time: 0:00:42 Elapsed real time: 0:00:18
40% of nets complete Elapsed cpu time: 0:00:43 Elapsed real time: 0:00:18
50% of nets complete Elapsed cpu time: 0:00:44 Elapsed real time: 0:00:18
60% of nets complete Elapsed cpu time: 0:00:45 Elapsed real time: 0:00:18
70% of nets complete Elapsed cpu time: 0:00:45 Elapsed real time: 0:00:18
80% of nets complete Elapsed cpu time: 0:00:46 Elapsed real time: 0:00:18
90% of nets complete Elapsed cpu time: 0:00:46 Elapsed real time: 0:00:18
[rtOvlpParts] Elapsed real time: 0:00:20 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:20 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr   10  Proc    0 
[End of Phase1 Routing] Total (MB): Used  461  Alloctr  469  Proc 7389 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 13410 Max = 92 GRCs = 13014 (1.66%)
phase1. H routing: Dmd-Cap  = 13081 Max =  8 (GRCs =  1) GRCs = 12980 (3.31%)
phase1. V routing: Dmd-Cap  =   329 Max = 92 (GRCs =  1) GRCs =    34 (0.01%)
phase1. Both Dirs: Overflow =  4768 Max = 83 GRCs = 18693 (2.38%)
phase1. H routing: Overflow =  4223 Max = 14 (GRCs =  1) GRCs = 18492 (4.72%)
phase1. V routing: Overflow =   545 Max = 83 (GRCs =  1) GRCs =   201 (0.05%)
phase1. M1         Overflow =  2350 Max =  6 (GRCs =  1) GRCs =  4219 (1.08%)
phase1. M2         Overflow =   516 Max = 83 (GRCs =  1) GRCs =   171 (0.04%)
phase1. M3         Overflow =   229 Max = 14 (GRCs =  1) GRCs =  1106 (0.28%)
phase1. M4         Overflow =    18 Max =  8 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M5         Overflow =   135 Max =  2 (GRCs =  2) GRCs =   172 (0.04%)
phase1. M6         Overflow =    10 Max =  1 (GRCs = 23) GRCs =    23 (0.01%)
phase1. M7         Overflow =  1508 Max =  2 (GRCs =  6) GRCs = 12995 (3.31%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  1389 Max =  2 GRCs = 12915 (11.48%)
phase1. H routing: Overflow =  1386 Max =  2 (GRCs =  6) GRCs = 12899 (22.93%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs = 16) GRCs =    16 (0.03%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     2 Max =  1 (GRCs = 29) GRCs =    29 (0.05%)
phase1. M6         Overflow =     3 Max =  1 (GRCs = 16) GRCs =    16 (0.03%)
phase1. M7         Overflow =  1383 Max =  2 (GRCs =  6) GRCs = 12870 (22.88%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       78.9 14.5 0.29 3.16 0.07 0.94 0.49 0.43 0.31 0.30 0.40 0.00 0.00 0.11
M2       38.1 24.9 9.98 15.7 4.05 3.91 1.91 0.83 0.36 0.09 0.03 0.01 0.01 0.01
M3       27.0 7.81 1.05 16.5 0.00 10.6 19.4 1.36 12.5 0.00 3.48 0.00 0.01 0.01
M4       51.5 26.3 3.84 13.8 0.00 2.62 1.44 0.14 0.11 0.00 0.05 0.00 0.00 0.00
M5       37.6 0.00 0.00 15.4 0.00 14.7 19.8 0.00 0.00 0.00 12.2 0.00 0.00 0.03
M6       69.0 0.00 0.00 21.6 0.00 4.96 3.50 0.00 0.00 0.00 0.84 0.00 0.00 0.00
M7       52.9 0.00 0.00 0.00 0.00 13.6 0.00 0.00 0.00 0.00 33.3 0.00 0.00 0.03
M8       90.0 0.00 0.00 0.00 0.00 6.14 0.00 0.00 0.00 0.00 3.81 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    64.4 7.38 1.52 8.67 0.41 5.78 4.68 0.28 1.33 0.04 5.44 0.00 0.00 0.02


phase1. Total Wire Length = 3700107.79
phase1. Layer M1 wire length = 273240.37
phase1. Layer M2 wire length = 749281.08
phase1. Layer M3 wire length = 1093438.57
phase1. Layer M4 wire length = 355515.92
phase1. Layer M5 wire length = 604030.22
phase1. Layer M6 wire length = 204227.89
phase1. Layer M7 wire length = 351479.54
phase1. Layer M8 wire length = 68894.19
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 766049
phase1. Via VIA12SQ_C count = 351470
phase1. Via VIA23SQ_C count = 261639
phase1. Via VIA34SQ_C count = 71358
phase1. Via VIA45SQ_C count = 42596
phase1. Via VIA56SQ_C count = 22346
phase1. Via VIA67SQ_C count = 11919
phase1. Via VIA78SQ_C count = 4720
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:44 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:43
[End of Whole Chip Routing] Stage (MB): Used  311  Alloctr  317  Proc  317 
[End of Whole Chip Routing] Total (MB): Used  461  Alloctr  469  Proc 7389 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 21.59 %
Peak    vertical track utilization   = 560.00 %
Average horizontal track utilization = 32.82 %
Peak    horizontal track utilization = 300.00 %

[GR: Done] Elapsed real time: 0:00:48 
[GR: Done] Elapsed cpu  time: sys=0:00:10 usr=0:01:53 total=0:02:04
[GR: Done] Stage (MB): Used  387  Alloctr  396  Proc  333 
[GR: Done] Total (MB): Used  394  Alloctr  404  Proc 7389 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:51 
[End of Global Routing] Elapsed cpu  time: sys=0:00:10 usr=0:01:56 total=0:02:07
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  333 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 7389 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design bslice has 100699 nets, 99666 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149981 ohm/um, via_r = 0.507818 ohm/cut, c = 0.083683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.097648 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 100696, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 100696, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Place-opt optimization Phase 6 Iter  1       1632.33     1632.33         -       108     487909.31  11902273536.00       88642              0.10      1906

Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0838 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x94017c00): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x94017c00): 43848
Total 0.5405 seconds to load 91040 cell instances into cellmap, 83764 cells are off site row
Moveable cells: 91040; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1640, cell height 1.6940, cell area 3.7184 for total 91040 placed and application fixed cells
Place-opt optimization Phase 7 Iter  1       1632.33     1632.33         -       108     487909.31  11902273536.00       88642              0.10      1906

Place-opt optimization Phase 8 Iter  1       1632.33     1632.33         -       108     487909.31  11902273536.00       88642              0.10      1906

Place-opt optimization Phase 9 Iter  1       1632.33     1632.33         -       108     486194.62  11466418176.00       88642              0.10      1906
Place-opt optimization Phase 9 Iter  2       1632.33     1632.33         -       108     486194.62  11466418176.00       88642              0.10      1906
Place-opt optimization Phase 9 Iter  3       1632.33     1632.33         -       108     486397.69  11530523648.00       88642              0.10      1906
Place-opt optimization Phase 9 Iter  4       1632.33     1632.33         -       108     486400.22  11530440704.00       88642              0.10      1906
Place-opt optimization Phase 9 Iter  5       1632.33     1632.33         -       108     487898.91  11486622720.00       88642              0.10      1906

CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Place-opt optimization Phase 10 Iter  1      1632.33     1632.33         -       108     487896.38  11486791680.00       88642              0.10      1906
Place-opt optimization Phase 10 Iter  2      1632.33     1632.33         -       108     487720.75  11477041152.00       88642              0.10      1906
Place-opt optimization Phase 10 Iter  3      1632.33     1632.33         -       108     487708.81  11479820288.00       88642              0.10      1906
Place-opt optimization Phase 10 Iter  4      1632.33     1632.33         -       108     487711.84  11481497600.00       88642              0.11      1906
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CCD will use corner ss_Cmax_m40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss_Cmax_125c, scalingFactor: 0.854
Uskew Characterizer: corner: ss_Cmax_m40c, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 10 Iter  5      1632.33     1632.33         -       108     487711.84  11481497600.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter  6      1632.33     1632.33         -       108     487906.53  11469776896.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter  7      1632.33     1632.33         -       108     487898.66  11613577216.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter  8      1632.33     1632.33         -       108     487920.00  11766025216.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter  9      1632.33     1632.33         -       108     487924.56  11894710272.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter 10      1632.33     1632.33         -       108     487977.19  12071068672.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter 11      1632.33     1632.33         -       108     488002.59  12232074240.00       88642              0.11      1906
Place-opt optimization Phase 10 Iter 12      1632.33     1632.33         -       108     488036.66  12384336896.00       88642              0.11      1906
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CCD will use corner ss_Cmax_m40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss_Cmax_125c, scalingFactor: 0.854
Uskew Characterizer: corner: ss_Cmax_m40c, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 10 Iter 13      1632.33     1632.33         -       108     488036.66  12384336896.00       88642              0.12      1906
Place-opt optimization Phase 10 Iter 14      1632.33     1632.33         -       108     491931.16  15308766208.00       88642              0.16      1906
Place-opt optimization Phase 10 Iter 15      1632.33     1632.33         -       108     506065.38  16950175744.00       88642              0.21      1910
Place-opt optimization Phase 10 Iter 16      1632.33     1632.33         -       108     511229.31  17578051584.00       88642              0.24      1926
Place-opt optimization Phase 10 Iter 17      1632.33     1632.33         -       108     512091.88  17632221184.00       88642              0.24      1950
Place-opt optimization Phase 10 Iter 18      1632.33     1632.33         -       108     512091.88  17632221184.00       88642              0.24      1950

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 11 Iter  1        39.72       39.72         -       108     512230.16  17690722304.00       98349              0.25      1962

Disable clock slack update for ideal clocks
Place-opt optimization Phase 12 Iter  1        39.54       39.54         -       108     507710.97  17250224128.00       96489              0.25      1994
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 13 Iter  1        39.54       39.54         -       108     507485.28  17143102464.00       96489              0.25      1994
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 14 Iter  1        39.54       39.54         -       108     501021.12  16847211520.00       92523              0.26      1994

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
Place-opt optimization Phase 15 Iter  1        39.10       39.10         -       108     497972.66  16256664576.00       92523              0.26      1999
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 16 Iter  1        39.10       39.10         -       108     498078.66  16221522944.00       92523              0.26      1999

Place-opt optimization Phase 17 Iter  1        39.00       39.00         -       108     497982.31  15282633728.00       92523              0.27      1999


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-01-04 17:29:46 / Session: 0.27 hr / Command: 0.19 hr / Memory: 1999 MB (FLW-8100)

Place-opt optimization Phase 20 Iter  1        39.00       39.00         -       459     497975.72  15282542592.00       92519              0.27      1999

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-01-04 17:29:47 / Session: 0.27 hr / Command: 0.19 hr / Memory: 1999 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-01-04 17:29:47 / Session: 0.27 hr / Command: 0.19 hr / Memory: 1999 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-01-04 17:29:47 / Session: 0.27 hr / Command: 0.19 hr / Memory: 1999 MB (FLW-8100)
Place-opt optimization Phase 24 Iter  1        39.00       39.00         -       458     497975.72  15282542592.00       92519              0.27      1999
Running final (timing-driven) placement step.
Warning: The app_option <place.coarse.enhanced_auto_density_control> will be deprecated in a future release. Please see <place.coarse.auto_density_control> for migration option.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Warning: The app_option <place.coarse.enhanced_auto_density_control> will be deprecated in a future release. Please see <place.coarse.auto_density_control> for migration option.
Start transferring placement data.
Warning: To enable pin track alignment feature, app option "place.legalize.enable_pin_color_alignment_check" needs to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0924 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 94917 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7992 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  124  Alloctr  126  Proc   68 
[End of Read DB] Total (MB): Used  131  Alloctr  134  Proc 8061 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  140  Alloctr  142  Proc 8061 
Net statistics:
Total number of nets     = 103489
Number of nets to route  = 102212
Number of single or zero port nets = 1
1276 nets are fully connected,
 of which 1276 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   51  Alloctr   52  Proc   32 
[End of Build All Nets] Total (MB): Used  192  Alloctr  195  Proc 8093 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  5.43	 on layer (1)	 M1
Average gCell capacity  8.60	 on layer (2)	 M2
Average gCell capacity  4.30	 on layer (3)	 M3
Average gCell capacity  4.40	 on layer (4)	 M4
Average gCell capacity  2.15	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc   96 
[End of Build Congestion map] Total (MB): Used  255  Alloctr  260  Proc 8190 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 102212, Total HPWL 3580739 microns
HPWL   0 ~   50 microns: Net Count    93116	Total HPWL      1112436 microns
HPWL  50 ~  100 microns: Net Count     3321	Total HPWL       226323 microns
HPWL 100 ~  200 microns: Net Count     1767	Total HPWL       259768 microns
HPWL 200 ~  300 microns: Net Count     1343	Total HPWL       332368 microns
HPWL 300 ~  400 microns: Net Count      790	Total HPWL       270654 microns
HPWL 400 ~  500 microns: Net Count      515	Total HPWL       229786 microns
HPWL 500 ~  600 microns: Net Count      338	Total HPWL       186174 microns
HPWL 600 ~  700 microns: Net Count      186	Total HPWL       119819 microns
HPWL 700 ~  800 microns: Net Count      201	Total HPWL       152264 microns
HPWL 800 ~  900 microns: Net Count      175	Total HPWL       148186 microns
HPWL 900 ~ 1000 microns: Net Count      172	Total HPWL       161624 microns
HPWL     > 1000 microns: Net Count      288	Total HPWL       381338 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  128  Alloctr  130  Proc  129 
[End of Build Data] Total (MB): Used  259  Alloctr  264  Proc 8190 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  108  Alloctr  108  Proc  118 
[End of Blocked Pin Detection] Total (MB): Used  364  Alloctr  369  Proc 8309 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[End of Initial Routing] Stage (MB): Used   67  Alloctr   68  Proc  134 
[End of Initial Routing] Total (MB): Used  431  Alloctr  437  Proc 8443 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 26799 Max = 91 GRCs = 19931 (2.54%)
Initial. H routing: Dmd-Cap  = 26377 Max = 19 (GRCs =  5) GRCs = 19882 (5.07%)
Initial. V routing: Dmd-Cap  =   422 Max = 91 (GRCs =  1) GRCs =    49 (0.01%)
Initial. Both Dirs: Overflow = 27578 Max = 81 GRCs = 43014 (5.48%)
Initial. H routing: Overflow = 26051 Max = 14 (GRCs =  1) GRCs = 41911 (10.69%)
Initial. V routing: Overflow =  1527 Max = 81 (GRCs =  1) GRCs =  1103 (0.28%)
Initial. M1         Overflow =  4241 Max = 11 (GRCs =  5) GRCs =  1486 (0.38%)
Initial. M2         Overflow =  1451 Max = 81 (GRCs =  1) GRCs =  1036 (0.26%)
Initial. M3         Overflow =  8818 Max = 14 (GRCs =  1) GRCs = 15104 (3.85%)
Initial. M4         Overflow =    59 Max =  9 (GRCs =  1) GRCs =    28 (0.01%)
Initial. M5         Overflow =  6517 Max =  4 (GRCs =  1) GRCs =  5767 (1.47%)
Initial. M6         Overflow =    16 Max =  2 (GRCs =  1) GRCs =    39 (0.01%)
Initial. M7         Overflow =  6475 Max =  3 (GRCs = 86) GRCs = 19554 (4.99%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3844 Max =  3 GRCs = 16972 (15.09%)
Initial. H routing: Overflow =  3837 Max =  3 (GRCs = 86) GRCs = 16941 (30.12%)
Initial. V routing: Overflow =     6 Max =  1 (GRCs = 31) GRCs =    31 (0.06%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max =  1 (GRCs = 12) GRCs =    12 (0.02%)
Initial. M6         Overflow =     6 Max =  1 (GRCs = 30) GRCs =    30 (0.05%)
Initial. M7         Overflow =  3836 Max =  3 (GRCs = 86) GRCs = 16929 (30.10%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3695650.46
Initial. Layer M1 wire length = 206809.39
Initial. Layer M2 wire length = 1067196.80
Initial. Layer M3 wire length = 1251724.40
Initial. Layer M4 wire length = 246566.84
Initial. Layer M5 wire length = 652704.94
Initial. Layer M6 wire length = 42788.64
Initial. Layer M7 wire length = 226036.45
Initial. Layer M8 wire length = 1823.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 655141
Initial. Via VIA12SQ_C count = 339875
Initial. Via VIA23SQ_C count = 270991
Initial. Via VIA34SQ_C count = 19692
Initial. Via VIA45SQ_C count = 17990
Initial. Via VIA56SQ_C count = 3236
Initial. Via VIA67SQ_C count = 3274
Initial. Via VIA78SQ_C count = 82
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  4 17:30:04 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:07
[rtOvlpParts] Elapsed real time: 0:00:08 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr    8  Proc    0 
[End of Phase1 Routing] Total (MB): Used  438  Alloctr  446  Proc 8443 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   485 Max = 71 GRCs =   192 (0.02%)
phase1. H routing: Dmd-Cap  =   226 Max = 16 (GRCs =   1) GRCs =   174 (0.04%)
phase1. V routing: Dmd-Cap  =   259 Max = 71 (GRCs =   1) GRCs =    18 (0.00%)
phase1. Both Dirs: Overflow =  1137 Max = 66 GRCs =  1068 (0.14%)
phase1. H routing: Overflow =   814 Max = 12 (GRCs =   1) GRCs =  1016 (0.26%)
phase1. V routing: Overflow =   323 Max = 66 (GRCs =   1) GRCs =    52 (0.01%)
phase1. M1         Overflow =   518 Max =  7 (GRCs =   1) GRCs =   742 (0.19%)
phase1. M2         Overflow =   303 Max = 66 (GRCs =   1) GRCs =    42 (0.01%)
phase1. M3         Overflow =    59 Max = 12 (GRCs =   1) GRCs =    38 (0.01%)
phase1. M4         Overflow =    15 Max =  5 (GRCs =   1) GRCs =     5 (0.00%)
phase1. M5         Overflow =    38 Max =  2 (GRCs =   1) GRCs =    37 (0.01%)
phase1. M6         Overflow =     5 Max =  1 (GRCs =   5) GRCs =     5 (0.00%)
phase1. M7         Overflow =   199 Max =  1 (GRCs = 199) GRCs =   199 (0.05%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   162 Max =  1 GRCs =   162 (0.14%)
phase1. H routing: Overflow =   159 Max =  1 (GRCs = 159) GRCs =   159 (0.28%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =   3) GRCs =     3 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     3 Max =  1 (GRCs =   3) GRCs =     3 (0.01%)
phase1. M7         Overflow =   159 Max =  1 (GRCs = 159) GRCs =   159 (0.28%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3762262.54
phase1. Layer M1 wire length = 332028.70
phase1. Layer M2 wire length = 1117214.18
phase1. Layer M3 wire length = 1191570.31
phase1. Layer M4 wire length = 260768.86
phase1. Layer M5 wire length = 616964.27
phase1. Layer M6 wire length = 41763.43
phase1. Layer M7 wire length = 199827.90
phase1. Layer M8 wire length = 2124.88
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 703489
phase1. Via VIA12SQ_C count = 375446
phase1. Via VIA23SQ_C count = 272251
phase1. Via VIA34SQ_C count = 26805
phase1. Via VIA45SQ_C count = 21057
phase1. Via VIA56SQ_C count = 4022
phase1. Via VIA67SQ_C count = 3804
phase1. Via VIA78SQ_C count = 103
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:54
[End of Whole Chip Routing] Stage (MB): Used  307  Alloctr  312  Proc  382 
[End of Whole Chip Routing] Total (MB): Used  438  Alloctr  446  Proc 8443 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.66 %
Peak    vertical track utilization   = 517.65 %
Average horizontal track utilization = 29.31 %
Peak    horizontal track utilization = 245.45 %

[GR: Done] Elapsed real time: 0:00:23 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:00 total=0:01:00
[GR: Done] Stage (MB): Used  367  Alloctr  374  Proc  450 
[GR: Done] Total (MB): Used  374  Alloctr  382  Proc 8443 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:23 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:00 total=0:01:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  450 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 8443 
Using per-layer congestion maps for congestion reduction.
Information: 33.40% of design has horizontal routing density above target_routing_density of 0.80.
Information: 13.96% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Old version of Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.86. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 80.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.39 to 0.53. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103485, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 103485, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
****** eLpp weights (with caps)
Number of nets: 103485, of which 103478 non-clock nets
Number of nets with 0 toggle rate: 131
Max toggle rate = 0.392157, average toggle rate = 0.057566
Max non-clock toggle rate = 0.197052
eLpp weight range = (0, 9.47874)
*** 4 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 103485
Amt power = 0.1
Non-default weight range: (0.9, 5.84787)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=ss_Cmax_m40c_func
Factor(2) = 1
Factor(1) = 0.854328
Factor(BASE) = 1
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Old version of Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.86. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
Information: Selected 2057 cells for integrated legalization.
Information: Extraction observers are detached as design net change threshold is reached.
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 120 elements -- 0 drcFail 120 drcOk
Place Cache read: 5 libcells referenced from 2 libs
Place Cache read: 52 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 120 elements -- 32 drcFail 88 drcOk
Access Cache read: 5 libcells referenced from 2 libs
Access Cache read: 52 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 2057 moveable cells.
Legalization progress 9%...
Legalization progress 19%...
Legalization progress 29%...
Legalization progress 39%...
Legalization progress 49%...
Legalization progress 59%...
Legalization progress 69%...
Legalization progress 79%...
Legalization progress 89%...
Legalization progress 99%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
7 references with the lowest legality passing rate:
SDFFASX1_LVT: 12.5% (1 / 8)
SDFFASX1_HVT: 33.3% (2 / 6)
SDFFX2_RVT: 37.0% (211 / 571)
SDFFX2_LVT: 40.7% (588 / 1445)
SDFFX1_LVT: 44.2% (324 / 733)
SDFFX1_RVT: 44.3% (928 / 2094)
SDFFX1_HVT: 60.0% (3 / 5)
Place Cache save: 673 elements -- 0 drcFail 673 drcOk
Place Cache save: 52 special-case elements referenced 1 cases
Place Cache save: 12 libcells referenced from 3 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 673 elements -- 311 drcFail 362 drcOk
Access Cache save: 52 special-case elements referenced 1 cases
Access Cache save: 12 libcells referenced from 3 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 673
NPLDRC Place Cache: read cache elements 120
NPLDRC Place Cache: hit rate  88.6%  (553 / 4862)
NPLDRC Access Cache: unique cache elements 673
NPLDRC Access Cache: read cache elements 120
NPLDRC Access Cache: hit rate  88.6%  (553 / 4862)
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.34719e+10
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149602 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083054 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096724 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103485, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 103485, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0931 seconds to build cellmap data
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0xb1732000): 8056
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0xb1732000): 8056
Total 0.6028 seconds to load 94917 cell instances into cellmap, 90649 cells are off site row
Moveable cells: 94917; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1390, cell height 1.6931, cell area 3.6726 for total 94917 placed and application fixed cells
INFO: total number of constant pins: 4150
INFO: constant pins which are scan-pins: 4114
INFO: constant pins that are not scan-pins: 36
Completed Timing-driven placement, Elapsed time =   0: 1:19 
----------------------------------------------------------------
Running legalize_placement
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 673 elements -- 0 drcFail 673 drcOk
Place Cache read: 12 libcells referenced from 3 libs
Place Cache read: 52 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 673 elements -- 311 drcFail 362 drcOk
Access Cache read: 12 libcells referenced from 3 libs
Access Cache read: 52 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 95647 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements....
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
Information: Extraction observers are detached as design net change threshold is reached.
10 references with the lowest legality passing rate:
AO221X1_RVT: 23.1% (12 / 52)
OR3X2_RVT: 23.1% (3 / 13)
HADDX2_RVT: 25.0% (1 / 4)
NAND4X0_LVT: 26.0% (72 / 277)
CGLPPRX2_HVT: 26.7% (4 / 15)
OA222X1_LVT: 26.9% (173 / 643)
MUX41X2_RVT: 27.3% (3 / 11)
OA221X2_LVT: 27.3% (3 / 11)
AO221X2_LVT: 28.6% (4 / 14)
AOI21X1_HVT: 28.6% (2 / 7)
================ Displacement Report =================
Area: placed=1375288, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 1375288/3615053 sites = 38.04%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95663 (95647 placed, 0 unplaced, 16 fixed)
        Number of cells moved: 93022 (97.24%)   Orientation changes only: 209
    Average cell displacement: 0.4758 um (AW: 0.4752 um = 0.2842 rh)
        RMS cell displacement: 0.6636 um (AW: 0.6799 um = 0.4066 rh)
        Max cell displacement: 17.0511 um = 10.1980 rh
           Max displaced cell: HFSBUF_256_7 (1224.69 481.864)
Number of large displacements: 209
 Large displacement threshold: 3.0000 rh
 Largest displacement cells:
   Cell: HFSBUF_256_7 (NBUFFX2_RVT)
     Input location: (1224.688 481.864)
     Legal location: (1228.032 465.144)
     Displacement: 17.0511 um, 10.1980 rh.
   Cell: HFSBUF_4_98 (NBUFFX2_RVT)
     Input location: (1224.688 481.864)
     Legal location: (1231.984 465.144)
     Displacement: 16.7235 um, 10.0021 rh.
   Cell: HFSBUF_4_94 (NBUFFX2_RVT)
     Input location: (1224.688 481.864)
     Legal location: (1225.6 465.144)
     Displacement: 15.0756 um, 9.0165 rh.
   Cell: HFSBUF_157_495 (NBUFFX4_LVT)
     Input location: (1223.928 481.864)
     Legal location: (1217.392 468.488)
     Displacement: 14.2085 um, 8.4979 rh.
   Cell: HFSBUF_4_103 (NBUFFX2_RVT)
     Input location: (1224.688 481.864)
     Legal location: (1230.616 468.488)
     Displacement: 13.1196 um, 7.8467 rh.
   Cell: HFSINV_159_536 (INVX8_RVT)
     Input location: (1223.168 481.864)
     Legal location: (1217.392 468.488)
     Displacement: 13.0517 um, 7.8060 rh.
   Cell: HFSINV_48_395 (INVX4_LVT)
     Input location: (1224.384 481.864)
     Legal location: (1229.4 468.488)
     Displacement: 12.7336 um, 7.6158 rh.
   Cell: HFSBUF_674_282 (NBUFFX4_LVT)
     Input location: (1223.928 481.864)
     Legal location: (1219.216 468.488)
     Displacement: 12.6169 um, 7.5460 rh.
   Cell: HFSINV_159_541 (INVX8_RVT)
     Input location: (1223.168 481.864)
     Legal location: (1215.568 471.832)
     Displacement: 12.5857 um, 7.5274 rh.
   Cell: HFSINV_159_500 (INVX8_RVT)
     Input location: (1223.168 481.864)
     Legal location: (1213.896 471.832)
     Displacement: 12.4844 um, 7.4667 rh.

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    INVX16_RVT         :    4.46026  (29)
    INVX16_HVT         :    2.71699  (21)
    INVX8_RVT          :    2.40543  (66)
    INVX32_RVT         :    2.40114  (5)
    INVX32_HVT         :    1.81016  (3)
    INVX2_RVT          :    1.72217  (4)
    NBUFFX2_LVT        :    1.23536  (669)
    IBUFFX8_LVT        :    1.16914  (2)
    NBUFFX32_LVT       :    1.13837  (579)
    NBUFFX2_RVT        :    1.01501  (522)

 Largest average lib-cell displacement in [um] for large displaced cells, sorted by number of cells (number of cells):
    NBUFFX32_LVT       :    5.81283  (34)
    NBUFFX2_RVT        :    9.11635  (32)
    NBUFFX2_LVT        :    5.71204  (32)
    NBUFFX4_RVT        :    5.68001  (14)
    INVX8_RVT          :    9.42849  (13)
    INVX16_RVT         :    7.73487  (13)
    NBUFFX4_LVT        :    8.30802  (12)
    NBUFFX8_HVT        :    6.04425  (9)
    NBUFFX8_LVT        :    7.19774  (7)
    INVX16_HVT         :    7.27234  (6)
======================================================
Place Cache save: 11468 elements -- 0 drcFail 11468 drcOk
Place Cache save: 58 special-case elements referenced 1 cases
Place Cache save: 227 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 11949 elements -- 4513 drcFail 7436 drcOk
Access Cache save: 58 special-case elements referenced 1 cases
Access Cache save: 227 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 11468
NPLDRC Place Cache: read cache elements 673
NPLDRC Place Cache: hit rate  96.0%  (10795 / 270988)
NPLDRC Access Cache: unique cache elements 11949
NPLDRC Access Cache: read cache elements 673
NPLDRC Access Cache: hit rate  95.9%  (11276 / 272049)
Completed Legalization, Elapsed time =   0: 0:35 
Moved 93022 out of 95663 cells, ratio = 0.972393
Total displacement = 51829.023438(um)
Max displacement = 22.344000(um), HFSBUF_4_98 (1224.687988, 481.864014, 4) => (1231.984009, 465.144012, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.24(um)
  0 ~  30% cells displacement <=      0.33(um)
  0 ~  40% cells displacement <=      0.42(um)
  0 ~  50% cells displacement <=      0.51(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.69(um)
  0 ~  80% cells displacement <=      0.78(um)
  0 ~  90% cells displacement <=      0.88(um)
  0 ~ 100% cells displacement <=     22.34(um)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 104215, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104215, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-01-04 17:31:46 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2448 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-01-04 17:31:46 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-01-04 17:31:47 / Session: 0.30 hr / Command: 0.23 hr / Memory: 2448 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1        19.30       19.30         -       458     498903.34  15289365504.00       93249              0.30      2448
Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 104215, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104215, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Place-opt optimization Phase 29 Iter  1        19.30       19.30         -      1326     498903.34  15289365504.00       93249              0.31      2448
Warning: To enable pin track alignment feature, app option "place.legalize.enable_pin_color_alignment_check" needs to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0931 seconds to build cellmap data
Snapped 95647 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Running GR for RDE Capture
Generating Timing information  
Design  Scenario ss_Cmax_m40c_func (Mode func Corner ss_Cmax_m40c)
Generating Timing information  ... Done
Information: The net parasitics of block bslice are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8429 
Info: route.global.delay_based_route_rejection is 3.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used  124  Alloctr  126  Proc   16 
[End of Read DB] Total (MB): Used  131  Alloctr  133  Proc 8445 
Info: route.global.delay_based_route_rejection is 3.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  163  Alloctr  165  Proc 8445 
Net statistics:
Total number of nets     = 104219
Number of nets to route  = 104216
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Build All Nets] Total (MB): Used  215  Alloctr  219  Proc 8445 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.80	 on layer (1)	 M1
Average gCell capacity  8.60	 on layer (2)	 M2
Average gCell capacity  4.30	 on layer (3)	 M3
Average gCell capacity  4.40	 on layer (4)	 M4
Average gCell capacity  2.15	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc    0 
[End of Build Congestion map] Total (MB): Used  279  Alloctr  283  Proc 8445 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 104216, Total HPWL 3368866 microns
HPWL   0 ~   50 microns: Net Count    95989	Total HPWL      1127543 microns
HPWL  50 ~  100 microns: Net Count     2774	Total HPWL       190410 microns
HPWL 100 ~  200 microns: Net Count     1873	Total HPWL       273667 microns
HPWL 200 ~  300 microns: Net Count     1169	Total HPWL       288370 microns
HPWL 300 ~  400 microns: Net Count      693	Total HPWL       239427 microns
HPWL 400 ~  500 microns: Net Count      475	Total HPWL       210408 microns
HPWL 500 ~  600 microns: Net Count      299	Total HPWL       163560 microns
HPWL 600 ~  700 microns: Net Count      183	Total HPWL       119925 microns
HPWL 700 ~  800 microns: Net Count      185	Total HPWL       138781 microns
HPWL 800 ~  900 microns: Net Count      207	Total HPWL       175180 microns
HPWL 900 ~ 1000 microns: Net Count      106	Total HPWL       100587 microns
HPWL     > 1000 microns: Net Count      263	Total HPWL       341009 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  131  Alloctr  133  Proc    0 
[End of Build Data] Total (MB): Used  286  Alloctr  290  Proc 8445 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  111  Alloctr  111  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  390  Alloctr  395  Proc 8445 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:17 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[End of Initial Routing] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Initial Routing] Total (MB): Used  461  Alloctr  466  Proc 8445 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 27293 Max = 8 GRCs = 23291 (2.97%)
Initial. H routing: Dmd-Cap  = 27283 Max = 8 (GRCs =   1) GRCs = 23283 (5.94%)
Initial. V routing: Dmd-Cap  =    10 Max = 3 (GRCs =   1) GRCs =     8 (0.00%)
Initial. Both Dirs: Overflow = 31336 Max = 6 GRCs = 53697 (6.85%)
Initial. H routing: Overflow = 31174 Max = 6 (GRCs =   1) GRCs = 53423 (13.62%)
Initial. V routing: Overflow =   162 Max = 3 (GRCs =   6) GRCs =   274 (0.07%)
Initial. M1         Overflow =  2681 Max = 3 (GRCs =   5) GRCs =  4123 (1.05%)
Initial. M2         Overflow =   145 Max = 3 (GRCs =   6) GRCs =   246 (0.06%)
Initial. M3         Overflow = 12515 Max = 6 (GRCs =   1) GRCs = 19217 (4.90%)
Initial. M4         Overflow =     3 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M5         Overflow =  6912 Max = 4 (GRCs =   1) GRCs =  6478 (1.65%)
Initial. M6         Overflow =     9 Max = 1 (GRCs =  19) GRCs =    19 (0.00%)
Initial. M7         Overflow =  9064 Max = 3 (GRCs = 186) GRCs = 23605 (6.02%)
Initial. M8         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3633 Max =  3 GRCs = 18257 (16.23%)
Initial. H routing: Overflow =  3628 Max =  3 (GRCs = 186) GRCs = 18242 (32.43%)
Initial. V routing: Overflow =     4 Max =  3 (GRCs =   1) GRCs =    15 (0.03%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  3 (GRCs =   1) GRCs =     2 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     3 Max =  2 (GRCs =   2) GRCs =    13 (0.02%)
Initial. M6         Overflow =     2 Max =  1 (GRCs =  12) GRCs =    12 (0.02%)
Initial. M7         Overflow =  3625 Max =  3 (GRCs = 186) GRCs = 18229 (32.41%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       87.7 9.13 0.09 1.62 0.01 0.43 0.18 0.13 0.11 0.06 0.17 0.01 0.00 0.29
M2       44.5 16.2 8.12 15.4 4.96 5.47 2.95 1.42 0.58 0.16 0.05 0.01 0.00 0.00
M3       36.5 5.61 0.68 9.78 0.00 7.13 14.9 1.27 12.8 0.00 8.88 0.80 0.92 0.60
M4       61.6 20.4 3.01 11.2 0.00 2.25 1.23 0.08 0.11 0.00 0.02 0.00 0.00 0.00
M5       43.3 0.00 0.00 11.8 0.00 11.5 15.9 0.00 0.00 0.00 15.6 0.00 0.00 1.65
M6       79.7 0.00 0.00 15.8 0.00 2.64 1.71 0.00 0.00 0.00 0.14 0.00 0.00 0.00
M7       60.3 0.00 0.00 0.00 0.00 11.7 0.00 0.00 0.00 0.00 26.1 0.00 0.00 1.72
M8       94.4 0.00 0.00 0.00 0.00 4.94 0.00 0.00 0.00 0.00 0.63 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.4 5.20 1.20 6.65 0.50 4.67 3.74 0.29 1.38 0.02 5.24 0.08 0.09 0.43


Initial. Total Wire Length = 3468950.32
Initial. Layer M1 wire length = 137459.61
Initial. Layer M2 wire length = 775217.84
Initial. Layer M3 wire length = 1125093.49
Initial. Layer M4 wire length = 304187.54
Initial. Layer M5 wire length = 635296.52
Initial. Layer M6 wire length = 132485.32
Initial. Layer M7 wire length = 321547.95
Initial. Layer M8 wire length = 37662.04
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 735051
Initial. Via VIA12SQ_C count = 362356
Initial. Via VIA23SQ_C count = 287906
Initial. Via VIA34SQ_C count = 42719
Initial. Via VIA45SQ_C count = 25066
Initial. Via VIA56SQ_C count = 9436
Initial. Via VIA67SQ_C count = 6252
Initial. Via VIA78SQ_C count = 1315
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  4 17:32:19 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:14
20% of nets complete Elapsed cpu time: 0:00:30 Elapsed real time: 0:00:14
30% of nets complete Elapsed cpu time: 0:00:34 Elapsed real time: 0:00:15
40% of nets complete Elapsed cpu time: 0:00:35 Elapsed real time: 0:00:15
50% of nets complete Elapsed cpu time: 0:00:36 Elapsed real time: 0:00:15
60% of nets complete Elapsed cpu time: 0:00:37 Elapsed real time: 0:00:15
70% of nets complete Elapsed cpu time: 0:00:37 Elapsed real time: 0:00:15
80% of nets complete Elapsed cpu time: 0:00:38 Elapsed real time: 0:00:15
90% of nets complete Elapsed cpu time: 0:00:38 Elapsed real time: 0:00:15
[rtOvlpParts] Elapsed real time: 0:00:17 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:17 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr   10  Proc    0 
[End of Phase1 Routing] Total (MB): Used  469  Alloctr  477  Proc 8445 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 16087 Max = 2 GRCs = 15992 (2.04%)
phase1. H routing: Dmd-Cap  = 16058 Max = 2 (GRCs =  91) GRCs = 15967 (4.07%)
phase1. V routing: Dmd-Cap  =    29 Max = 2 (GRCs =   4) GRCs =    25 (0.01%)
phase1. Both Dirs: Overflow =  4577 Max = 7 GRCs = 21257 (2.71%)
phase1. H routing: Overflow =  4488 Max = 2 (GRCs =  24) GRCs = 21151 (5.39%)
phase1. V routing: Overflow =    89 Max = 7 (GRCs =   1) GRCs =   106 (0.03%)
phase1. M1         Overflow =  2550 Max = 2 (GRCs =  15) GRCs =  4168 (1.06%)
phase1. M2         Overflow =    85 Max = 7 (GRCs =   1) GRCs =    80 (0.02%)
phase1. M3         Overflow =    88 Max = 2 (GRCs =   1) GRCs =   651 (0.17%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M5         Overflow =    67 Max = 1 (GRCs = 165) GRCs =   165 (0.04%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  16) GRCs =    16 (0.00%)
phase1. M7         Overflow =  1782 Max = 2 (GRCs =   8) GRCs = 16167 (4.12%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  1770 Max =  2 GRCs = 16276 (14.47%)
phase1. H routing: Overflow =  1765 Max =  2 (GRCs =   8) GRCs = 16248 (28.89%)
phase1. V routing: Overflow =     5 Max =  1 (GRCs =  28) GRCs =    28 (0.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =   3) GRCs =     3 (0.01%)
phase1. M5         Overflow =    10 Max =  1 (GRCs = 108) GRCs =   108 (0.19%)
phase1. M6         Overflow =     3 Max =  1 (GRCs =  16) GRCs =    16 (0.03%)
phase1. M7         Overflow =  1755 Max =  2 (GRCs =   8) GRCs = 16140 (28.70%)
phase1. M8         Overflow =     0 Max =  1 (GRCs =   7) GRCs =     7 (0.01%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       84.0 10.0 0.21 3.02 0.04 0.90 0.52 0.34 0.21 0.14 0.35 0.00 0.00 0.23
M2       43.5 15.6 8.08 16.2 5.28 5.85 3.12 1.47 0.61 0.17 0.02 0.00 0.00 0.00
M3       35.9 5.63 0.74 10.2 0.00 8.09 17.7 1.51 15.0 0.00 5.06 0.00 0.00 0.00
M4       59.2 22.0 3.26 11.7 0.00 2.38 1.19 0.11 0.08 0.00 0.02 0.00 0.00 0.00
M5       41.9 0.00 0.00 10.5 0.00 12.7 18.9 0.00 0.00 0.00 15.7 0.00 0.00 0.01
M6       78.6 0.00 0.00 16.3 0.00 3.37 1.55 0.00 0.00 0.00 0.16 0.00 0.00 0.00
M7       57.7 0.00 0.00 0.00 0.00 13.1 0.00 0.00 0.00 0.00 29.0 0.00 0.00 0.01
M8       93.3 0.00 0.00 0.00 0.00 5.92 0.00 0.00 0.00 0.00 0.71 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.1 5.39 1.24 6.88 0.54 5.29 4.36 0.35 1.61 0.03 5.17 0.00 0.00 0.03


phase1. Total Wire Length = 3517698.51
phase1. Layer M1 wire length = 216024.17
phase1. Layer M2 wire length = 803878.36
phase1. Layer M3 wire length = 1052891.53
phase1. Layer M4 wire length = 316185.19
phase1. Layer M5 wire length = 628113.18
phase1. Layer M6 wire length = 136319.54
phase1. Layer M7 wire length = 320119.62
phase1. Layer M8 wire length = 44166.92
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 760603
phase1. Via VIA12SQ_C count = 380569
phase1. Via VIA23SQ_C count = 283282
phase1. Via VIA34SQ_C count = 47823
phase1. Via VIA45SQ_C count = 28856
phase1. Via VIA56SQ_C count = 10842
phase1. Via VIA67SQ_C count = 7537
phase1. Via VIA78SQ_C count = 1693
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:38 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:31 total=0:01:32
[End of Whole Chip Routing] Stage (MB): Used  315  Alloctr  320  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  469  Alloctr  477  Proc 8445 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 20.95 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 32.49 %
Peak    horizontal track utilization = 300.00 %

[GR: Done] Elapsed real time: 0:00:42 
[GR: Done] Elapsed cpu  time: sys=0:00:09 usr=0:01:41 total=0:01:51
[GR: Done] Stage (MB): Used  396  Alloctr  404  Proc   16 
[GR: Done] Total (MB): Used  403  Alloctr  412  Proc 8445 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:46 
[End of Global Routing] Elapsed cpu  time: sys=0:00:09 usr=0:01:44 total=0:01:54
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 8445 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design bslice has 104218 nets, 104215 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 104215, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104215, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-01-04 17:32:50 / Session: 0.32 hr / Command: 0.24 hr / Memory: 2448 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0924 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xcdcaf800): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xcdcaf800): 43848
Total 0.5712 seconds to load 95647 cell instances into cellmap
Moveable cells: 95647; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1285, cell height 1.6929, cell area 3.6543 for total 95647 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0926 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xcdcaf800): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xcdcaf800): 43848
Total 0.5771 seconds to load 95647 cell instances into cellmap
Moveable cells: 95647; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1285, cell height 1.6929, cell area 3.6543 for total 95647 placed and application fixed cells
Place-opt optimization Phase 32 Iter  1        19.30       19.30         -      1208     498903.34  15289365504.00       93249              0.32      2448
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 33 Iter  1        19.30       19.30         -      1208     498903.34  15289365504.00       93249              0.32      2448
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 33 Iter  2        19.30       19.30         -      1208     498903.34  15289365504.00       93249              0.32      2448
Place-opt optimization Phase 33 Iter  3        19.30       19.30         -       116     500650.31  15363788800.00       93249              0.32      2448
Place-opt optimization Phase 33 Iter  4        19.30       19.30         -       114     500659.47  15364222976.00       93249              0.32      2448
Place-opt optimization Phase 33 Iter  5        19.30       19.30         -        83     500670.41  15367012352.00       93249              0.33      2448

CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Place-opt optimization Phase 34 Iter  1        19.30       19.30         -        82     500670.41  15367012352.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  2        19.30       19.30         -        82     500581.19  15352339456.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  3        19.30       19.30         -        82     500573.31  15350855680.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  4        19.30       19.30         -        82     500573.56  15350916096.00       93920              0.33      2448
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CCD will use corner ss_Cmax_m40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss_Cmax_125c, scalingFactor: 0.854
Uskew Characterizer: corner: ss_Cmax_m40c, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 34 Iter  5        19.30       19.30         -        82     500573.56  15350916096.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  6        19.30       19.30         -        82     500571.78  15358668800.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  7        19.30       19.30         -        82     500570.78  15365800960.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter  8        19.30       19.30         -        82     500570.03  15371768832.00       93920              0.33      2448
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 34 Iter  9        19.30       19.30         -        82     500665.84  15508524032.00       93920              0.33      2448
Place-opt optimization Phase 34 Iter 10        19.30       19.30         -        82     501542.62  15724651520.00       93920              0.35      2448
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CCD will use corner ss_Cmax_m40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss_Cmax_125c, scalingFactor: 0.854
Uskew Characterizer: corner: ss_Cmax_m40c, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_125c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_func'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'ss_Cmax_m40c_test'. (OPT-909)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 34 Iter 11        19.30       19.30         -        82     501542.62  15724651520.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 12        19.30       19.30         -        82     501541.09  15726033920.00       93920              0.35      2448
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 34 Iter 13        19.30       19.30         -        82     501542.62  15727502336.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 14        19.30       19.30         -        82     501542.62  15728693248.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 15        19.30       19.30         -        82     501542.62  15729623040.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 16        19.30       19.30         -        82     501542.12  15730932736.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 17        19.30       19.30         -        82     501568.28  15757662208.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 18        19.30       19.30         -        82     501575.66  15758073856.00       93920              0.35      2448
Place-opt optimization Phase 34 Iter 19        19.30       19.30         -        82     501754.59  15779134464.00       93920              0.36      2448

CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Place-opt optimization Phase 35 Iter  1        19.30       19.30         -        82     501754.59  15779134464.00       94337              0.36      2448
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 35 Iter  2        19.30       19.30         -        82     501758.66  15780789248.00       94337              0.36      2448
Place-opt optimization Phase 35 Iter  3        19.30       19.30         -        82     501791.19  15785060352.00       94337              0.36      2448
Place-opt optimization Phase 35 Iter  4        19.30       19.30         -        82     501790.94  15784971264.00       94337              0.36      2448

Disable clock slack update for ideal clocks
Place-opt optimization Phase 36 Iter  1         0.01        0.01         -        82     501790.94  15784971264.00       94348              0.36      2448
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 37 Iter  1         0.01        0.01         -        82     501788.91  15785170944.00       94348              0.36      2448
CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.5          0.0           105110           105194         -84
M5                          904.0         35.8              164              110          54
M7                         1575.2         35.8               34                4          30
-----------------------------------------------------------------------------------------
Total Demoted Nets:            84


Place-opt optimization Phase 38 Iter  1         0.00        0.00         -        82     501788.91  15785170944.00       94348              0.36      2448

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
Place-opt optimization Phase 39 Iter  1         0.00        0.00         -        82     498221.97  15461414912.00       92911              0.37      2448
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 40 Iter  1         0.00        0.00         -        82     498219.44  15450315776.00       92911              0.37      2448

Place-opt optimization Phase 41 Iter  1         0.00        0.00         -        82     496422.62  14344428544.00       92911              0.38      2448
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 42 Iter  1         0.00        0.00         -        82     496422.62  14344428544.00       92911              0.38      2448

Place-opt optimization Phase 43 Iter  1         0.00        0.00         -        82     496422.62  14344428544.00       92911              0.38      2448

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-01-04 17:36:13 / Session: 0.38 hr / Command: 0.30 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-01-04 17:36:13 / Session: 0.38 hr / Command: 0.30 hr / Memory: 2448 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   7008 s ( 1.95 hr) ELAPSE :   1363 s ( 0.38 hr) MEM-PEAK :  2448 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   7008 s ( 1.95 hr) ELAPSE :   1363 s ( 0.38 hr) MEM-PEAK :  2448 Mb
Place-opt optimization Phase 46 Iter  1         0.00        0.00         -        82     496422.62  14344428544.00       92911              0.38      2448
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 11468 elements -- 0 drcFail 11468 drcOk
Place Cache read: 227 libcells referenced from 4 libs
Place Cache read: 58 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 11949 elements -- 4513 drcFail 7436 drcOk
Access Cache read: 227 libcells referenced from 4 libs
Access Cache read: 58 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 95309 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements.
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
10 references with the lowest legality passing rate:
IBUFFX32_LVT: 25.0% (1 / 4)
IBUFFX8_HVT: 33.3% (1 / 3)
IBUFFX4_RVT: 50.0% (2 / 4)
SDFFX1_HVT: 60.0% (9 / 15)
OR3X2_RVT: 62.5% (5 / 8)
INVX2_HVT: 65.6% (21 / 32)
AO221X2_LVT: 66.7% (6 / 9)
NAND3X1_RVT: 66.7% (8 / 12)
AOI21X1_RVT: 69.2% (9 / 13)
SDFFX1_RVT: 70.2% (1030 / 1468)
================ Displacement Report =================
Area: placed=1365527, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 1365527/3615053 sites = 37.77%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95325 (95309 placed, 0 unplaced, 16 fixed)
        Number of cells moved: 3182 (3.34%)   Orientation changes only: 193
    Average cell displacement: 0.0213 um (AW: 0.0210 um = 0.0126 rh)
        RMS cell displacement: 0.1618 um (AW: 0.1580 um = 0.0945 rh)
        Max cell displacement: 4.9488 um = 2.9598 rh
           Max displaced cell: ZBUF_339_inst_49728 (1140.94 481.864)
Number of large displacements: 0
 Large displacement threshold: 3.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    SDFFASX1_LVT       :    1.67200  (1)
    IBUFFX8_HVT        :    1.06400  (1)
    NBUFFX2_HVT        :    0.50190  (595)
    IBUFFX4_RVT        :    0.45600  (1)
    NBUFFX2_LVT        :    0.44936  (356)
    INVX2_RVT          :    0.34387  (17)
    IBUFFX32_LVT       :    0.30400  (1)
    INVX2_HVT          :    0.28120  (20)
    NBUFFX4_HVT        :    0.28056  (240)
    SDFFX1_HVT         :    0.27022  (9)
======================================================
Place Cache save: 12289 elements -- 0 drcFail 12289 drcOk
Place Cache save: 62 special-case elements referenced 1 cases
Place Cache save: 243 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 12789 elements -- 4623 drcFail 8166 drcOk
Access Cache save: 62 special-case elements referenced 1 cases
Access Cache save: 243 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 12289
NPLDRC Place Cache: read cache elements 11468
NPLDRC Place Cache: hit rate  98.9%  (821 / 77225)
NPLDRC Access Cache: unique cache elements 12789
NPLDRC Access Cache: read cache elements 11949
NPLDRC Access Cache: hit rate  98.9%  (840 / 77593)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103871, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 103871, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-01-04 17:36:31 / Session: 0.38 hr / Command: 0.31 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-01-04 17:36:32 / Session: 0.38 hr / Command: 0.31 hr / Memory: 2448 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Last Legalizer Used: Advanced
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Enabled
Warning: Cannot find any max transition constraint on the design. (OPT-070)

INFO: ALMap's advanced rules are not enabled
INFO: ALMap is activating all rules (including PG/advanced rules)
Information: ALMap mode is on
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 12289 elements -- 0 drcFail 12289 drcOk
Place Cache read: 243 libcells referenced from 4 libs
Place Cache read: 62 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 12789 elements -- 4623 drcFail 8166 drcOk
Access Cache read: 243 libcells referenced from 4 libs
Access Cache read: 62 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule cts_spacing...
Information: Enabling hard placement rule pg_drc...
Information: Cellmap context awareness is 100% of the current design
Information: 92895 cells are added to cellmap context (for block bslice)
INFO: creating 94(r) x 261(c) nypdGridCells adjYDim 6.688 (5.016) adjXDim 6.688 (5.016)
INFO: number of GridCells (0xdeed54c0): 24534
INFO: extracted primary site defs: unit 
initInstances softBlockage 0 clkIsFixed 0
CLO multi-threading is turned ON
Place-opt optimization Phase 50 Iter  1         2.90        2.90         -       114     496422.62  14344428544.00       92911              0.38      2448
CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.5          0.0           103759           103768          -9
M5                          904.0         35.8              108               99           9
M7                         1575.2         35.8                4                4           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             9


Place-opt optimization Phase 51 Iter  1         2.90        2.90         -       114     496422.62  14344428544.00       92911              0.39      2448
Place-opt optimization Phase 51 Iter  2         2.90        2.90         -       114     496422.62  14344428544.00       92911              0.39      2448
Place-opt optimization Phase 51 Iter  3         2.90        2.90         -        96     496432.56  14347034624.00       92911              0.39      2448
Place-opt optimization Phase 51 Iter  4         2.90        2.90         -        96     496432.56  14347034624.00       92911              0.39      2448
Place-opt optimization Phase 51 Iter  5         2.90        2.90         -        81     496443.22  14348879872.00       92911              0.39      2448

CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
INFO: Enabling move Inst Tracker for  delay3-Wlb-Tb step. 
Place-opt optimization Phase 52 Iter  1         2.90        2.90         -        80     496443.22  14348879872.00       92911              0.39      2448
Place-opt optimization Phase 52 Iter  2         2.90        2.90         -        80     496435.84  14347938816.00       92911              0.39      2448
Place-opt optimization Phase 52 Iter  3         2.90        2.90         -        80     496435.09  14347657216.00       92911              0.39      2448
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 52 Iter  4         2.90        2.90         -        80     496434.84  14347738112.00       92911              0.39      2448
Place-opt optimization Phase 52 Iter  5         2.90        2.90         -        80     496437.12  14350251008.00       92911              0.39      2448
Place-opt optimization Phase 52 Iter  6         2.90        2.90         -        80     496436.38  14351674368.00       92911              0.39      2448
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 52 Iter  7         2.90        2.90         -        80     496436.38  14351674368.00       92911              0.39      2448
Place-opt optimization Phase 52 Iter  8         2.90        2.90         -        80     496551.25  14368403456.00       92911              0.39      2448

Place-opt optimization Phase 53 Iter  1         0.03        0.03         -        80     496555.06  14370896896.00       92960              0.39      2448

Place-opt optimization Phase 54 Iter  1         0.03        0.03         -        80     496147.41  14342193152.00       92780              0.40      2448
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 54 Iter  2         0.03        0.03         -        80     496147.41  14342193152.00       92780              0.40      2448
Place-opt optimization Phase 54 Iter  3         0.03        0.03         -        38     496255.94  14352139264.00       92780              0.40      2448
Place-opt optimization Phase 54 Iter  4         0.03        0.03         -        38     496255.94  14352139264.00       92780              0.40      2448
Place-opt optimization Phase 54 Iter  5         0.03        0.03         -        35     496261.00  14353082368.00       92780              0.40      2448

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-01-04 17:37:25 / Session: 0.40 hr / Command: 0.32 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-01-04 17:37:25 / Session: 0.40 hr / Command: 0.32 hr / Memory: 2448 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   7283 s ( 2.02 hr) ELAPSE :   1435 s ( 0.40 hr) MEM-PEAK :  2448 Mb
Information: 0 unfixed physical-only cells are removed post legalization
INFO: Advanced Legalizer Map and NDM objects are in sync
Information: OTF total size or move pass rate 99.43% (35234/35436)
Information: OTF total add cell pass rate 98.4094% (12498/12700)
Place Cache save: 13630 elements -- 0 drcFail 13630 drcOk
Place Cache save: 62 special-case elements referenced 1 cases
Place Cache save: 272 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 14194 elements -- 4940 drcFail 9254 drcOk
Access Cache save: 62 special-case elements referenced 1 cases
Access Cache save: 272 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 13630
NPLDRC Place Cache: read cache elements 12289
NPLDRC Place Cache: hit rate  97.8%  (1342 / 61627)
NPLDRC Access Cache: unique cache elements 14194
NPLDRC Access Cache: read cache elements 12789
NPLDRC Access Cache: hit rate  97.7%  (1410 / 61908)
================ Displacement Report (CLO) =================
Block: bslice
Area: placed=1364891, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 1364891/3615053 sites = 37.76%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95232 (95216 placed, 0 unplaced, 16 fixed)
        Number of cells moved: 162 (0.17%)   Orientation changes only: 7
    Average cell displacement: 0.0023 um (AW: 0.0037 um = 0.0022 rh)
        RMS cell displacement: 0.0753 um (AW: 0.1090 um = 0.0652 rh)
        Max cell displacement: 6.4524 um = 3.8591 rh
           Max displaced cell: ZBUF_2_inst_49417 (1635.24 257.816)
Number of large displacements: 0
 Large displacement threshold: 4.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    IBUFFX8_RVT        :    2.58847  (1)
    IBUFFX4_HVT        :    0.45600  (2)
    OR3X1_RVT          :    0.20900  (8)
    NBUFFX32_RVT       :    0.11816  (67)
    NBUFFX32_LVT       :    0.10010  (492)
    NBUFFX32_HVT       :    0.09658  (151)
    NBUFFX4_LVT        :    0.09098  (206)
    NBUFFX16_HVT       :    0.07368  (118)
    INVX4_HVT          :    0.03800  (12)
    NAND3X1_LVT        :    0.03257  (14)

 Largest average lib-cell displacement in [um] for large displaced cells, sorted by number of cells (number of cells):
    NBUFFX32_HVT       :    6.30396  (2)
    NBUFFX32_LVT       :    5.70074  (2)
======================================================
INFO: Turning Off CLO .
END_FUNC : legalize_placement_pre_run_core CPU :   7283 s ( 2.02 hr) ELAPSE :   1435 s ( 0.40 hr) MEM-PEAK :  2448 Mb
Place-opt optimization Phase 57 Iter  1         0.03        0.03         -        34     496261.00  14353082368.00       92818              0.40      2448
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_placement.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 13630 elements -- 0 drcFail 13630 drcOk
Place Cache read: 272 libcells referenced from 4 libs
Place Cache read: 62 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 14194 elements -- 4940 drcFail 9254 drcOk
Access Cache read: 272 libcells referenced from 4 libs
Access Cache read: 62 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 95216 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
10 references with the lowest legality passing rate:
AND2X1_HVT: 100.0% (638 / 638)
AND2X1_LVT: 100.0% (839 / 839)
AND2X1_RVT: 100.0% (1333 / 1333)
AND2X2_LVT: 100.0% (36 / 36)
AND2X2_RVT: 100.0% (11 / 11)
AND2X4_HVT: 100.0% (5 / 5)
AND2X4_LVT: 100.0% (17 / 17)
AND3X1_HVT: 100.0% (2 / 2)
AND3X1_LVT: 100.0% (92 / 92)
AND3X1_RVT: 100.0% (16 / 16)
================ Displacement Report =================
Area: placed=1364891, unplaced=0, fixed=0, blocked=655424, total=4270477
Density = 1364891/3615053 sites = 37.76%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95232 (95216 placed, 0 unplaced, 16 fixed)
No cells moved
======================================================
NPLDRC Place Cache: unique cache elements 13630
NPLDRC Place Cache: read cache elements 13630
NPLDRC Place Cache: hit rate 100.0%  (0 / 73604)
NPLDRC Access Cache: unique cache elements 14194
NPLDRC Access Cache: read cache elements 14194
NPLDRC Access Cache: hit rate 100.0%  (0 / 73962)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_placement.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is RDE for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103778, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 103778, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-01-04 17:37:33 / Session: 0.40 hr / Command: 0.32 hr / Memory: 2448 MB (FLW-8100)

Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0963 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa342c400): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa342c400): 43848
Total 0.5800 seconds to load 95216 cell instances into cellmap
Moveable cells: 95216; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.1215, cell height 1.6930, cell area 3.6431 for total 95216 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.12        0.12         -        38     496261.00  14353082368.00       92818              0.40      2448

Place-opt optimization Phase 60 Iter  1         0.12        0.12         -        38     496261.00  14353082368.00       92818              0.40      2448

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-01-04 17:37:37 / Session: 0.40 hr / Command: 0.32 hr / Memory: 2448 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.12        0.12         -        37     496261.00  14353082368.00       92818              0.40      2448
Co-efficient Ratio Summary:
4.193421907158  6.578100360240  2.479701474787  7.744175640401  -0.485050100353  -3.179565933784  -5.567214854587  2.894457887461  6.565921399311  9.017934805874  4294.897153533986  3.477299782857  8.121728285274  4.208835023831  8.115343507969
9.225026260380  4.623013296831  2.370384458631  7.184016919314  -2.429406769096  -8.752789064661  -3.180723394414  6.578795324787  6.358918237605  1.135115296096  4824.368347870014  8.481571215295  0.062204575020  6.053653666345  8.842938221220
1.167950952001  8.473020918927  3.056870272931  7.977147303284  -5.095897159611  -1.512371570128  -7.396892820513  5.512161927835  1.398268233768  5.190909933443  7598.461839360973  1.660407210688  5.362720181999  9.761243048734  7.087402810639
3.266767184940  3.326046363121  8.630240012284  7.928310307234  -3.539122727003  -7.326705145049  -4.780240492817  3.631615085254  4.054410146492  6.110139071858  0745.674327265306  3.500177711032  0.780449925367  8.475407241826  3.540641392637
7.260982542327  4.062777474888  4.638220886212  9.918734702249  -5.051365779662  -1.502757161856  -2.611981444610  3.618183531210  7.158162010121  6.748664482210  8094.097053575620  4.110347173439  2.114840933806  5.048352134594  7.245539840933
6.848439676582  9.711217117781  6.014087650943  0.010492469190  -9.534590868921  -9.704170051209  -1.590006844354  6.609234842681  4.269005780676  0.719338222482  5584.948514735048  7.018224743327  1.609042071734  3.371345999395  6.270576936178
5.277268321831  7.263768183766  6.953273617366  4.665648230909  -7.940979655807  -2.613699411313  -9.776351107217  0.962521875159  4.741769696533  2.220952210170  4863.323588515196  6.677171272923  8.333077393832  9.243210262169  1.832730021424
2.252773153909  8.210401188775  4.162806414296  8.669302220195  -6.928426131325  -8.584450348025  -5.136313693595  2.135350475634  5.120128631362  7.751837453000  6945.026589403135  3.368009710425  8.163023477371  8.848922831125  4.820385910550
3.386714983684  2.542126906740  1.090079125385  1.233003071784  -5.256074811099  -8.585147536404  -2.327646869794  3.493248569387  7.015511589939  9.723020882026  3211.856096701791  9.664952634087  7.812671314183  3.553290656509  4.370015836029
1.367026467638  0.202095998056  9.784717865584  4.674590340473  -1.712747314219  -8.159207500444  -3.314146471380  4.135248443613  3.099101880741  4.527919161031  0602.990397295623  4.022697589769  3.639238263367  4.031576047093  6.415946727411
3.361564708110  2.469769415509  5.659213784172  1.896495523894  -4.014638424531  -6.104193521605  -1.556578138173  7.302478139287  2.777744952263  4.010412150000  4159.942413233784  5.506901919102  2.893606687461  6.565460417863  9.017726205874
3.104670842109  9.863432419121  6.078126874355  2.744220041123  -8.318115704907  -9.699225126083  -2.464623050064  1.382379521226  9.387184894128  3.142455106669  1580.804973364661  3.129520059039  6.577945524787  6.358457312219  1.135992396096
3.734141036479  0.148446781530  0.450067340521  0.206076169766  -3.458842399621  -2.201167050775  -9.678473067786  2.243055917040  2.387977920856  2.845021597059  7639.775643270128  7.335580951763  5.511311127835  1.398707318372  5.190786033443
6.408244528969  9.731625617535  4.385367866137  9.999784759148  -7.347087863210  -6.393266867907  -8.063326083131  4.288639387880  5.817928193850  2.343565822627  1555.570954245049  4.729937863682  3.630864885254  4.054959221006  6.110916971858
9.655457016864  3.063565387036  8.820785585971  3.678498913341  -8.263540002792  -6.377260082365  -2.834062714253  8.674637367665  2.919918517255  2.495087065679  7149.756906261856  2.650678815485  3.617398131210  7.158606736577  6.748493682210
7.958456288174  6.204175638967  9.392119986989  8.065061868234  -5.947245990240  -9.336848539499  -4.489711254902  0.686013124445  2.200010275912  1.909560290768  0737.958329151209  1.539793215129  6.608481742681  4.269544788346  0.719115022482
4.446379498934  0.487073445362  8.271604188027  7.343394851099  -3.956270937336  -1.785277368389  -4.677263865211  6.996952470745  2.994665496083  9.097976679555  9590.867848511313  9.715048578082  0.961776375159  4.741208206493  2.220726610170
3.104351390314  1.966629858413  3.088337143649  8.329266502162  -1.691831896121  -4.242252873111  -5.678210508235  1.914161003561  6.128669150073  1.956954126031  4776.738609448025  5.175000064360  2.134505975634  5.120667241234  7.751601153000
5.220004118161  1.353319268002  6.508165315855  3.718862783731  -1.254829468010  -5.503386814941  -2.422542223053  1.661039676272  7.011235987370  7.845239074711  1416.411697836404  2.366436093069  3.492566069387  7.015050199899  9.723894582026
2.507546891869  7.919615144494  9.627814963792  1.833577051556  -5.094379198936  -0.291367126425  -4.590202192084  6.499723314951  1.774676473649  4.731795747214  3616.085757800444  3.353936605655  4.134563743613  3.099640186197  4.527771561031
9.028279286753  6.234073425755  2.693631916241  3.674055337847  -0.936415257027  -4.113361664766  -9.442469866505  2.395698810874  8.021898379122  8.944097638324  6834.030643821605  1.595368362448  7.301793539287  2.777283387540  4.010274550000
3.533179592766  7.845560831954  5.872897071587  4.616509421217  -8.639017037505  -8.743104770800  -9.339863539509  8.516013023964  0.852746861306  1.238383115604  0597.525775426083  2.403413284339  1.381694121226  9.387623229619  3.142218906669
0.968752716897  6.613183340494  4.146571310424  7.876392418112  -2.191135203696  -0.963734241094  -2.700148543881  3.840495964440  3.750208616124  7.663423842299  7730.137617350775  9.617263291051  2.242370617040  2.387416350003  2.845884397059
6.111512308303  1.287399419920  5.135515786027  8.351332768118  -3.725190097333  -4.436408344586  -7.609731722717  3.894320264966  9.819991324714  1.487312087763  3624.229716167907  8.002116217406  4.287954087880  5.817467523007  2.343328622627
0.037326731047  0.494783752859  8.173634125442  2.544097610021  -0.066110227471  -8.589655557074  -6.653063662487  8.808820082685  7.253678475823  3.418261540902  8452.078495182365  2.884029654878  8.673920167665  2.919524747402  2.495840165679
6.621502758521  8.562611985290  6.103618141187  2.107158767536  -5.776748704182  -2.107958556246  -9.756204272738  7.119392516086  7.338065054597  2.345945745890  3976.249284839499  4.439886503277  0.685447624445  2.200659505169  1.909437590768
9.219704170656  2.091590007161  3.546609231269  6.814269305588  -3.460719426522  -4.824446479456  -7.350487170545  1.168271001288  8.717343387580  0.993954770837  4839.172393668389  4.627332758961  6.995387070745  2.994204926230  9.097843879555
8.072613699311  3.139776351007  2.170962525475  1.594741769006  -4.932220037110  -1.703104451358  -1.151966726958  2.673088734243  4.938329259231  1.621699331796  2782.759246173111  5.628388298850  1.913596603561  6.128208680220  1.956821326031
3.258584450248  0.255136313593  5.952135354075  6.345120128041  -2.347751912653  -0.005220104177  -6.031353418338  7.246508564485  5.773718854112  7.311252429368  1673.010370114941  2.472610913678  1.660424876272  7.011872381071  7.845159974711
0.998585147439  4.042327646762  7.943493242162  3.877015611999  -8.999723105082  -0.262507646850  -3.017919714214  1.169627213033  4.141833569480  5.565093879098  0806.094966626425  4.539024188859  6.498975814951  1.774173977340  4.731612847214
2.198159207403  4.443314146374  3.804135249846  6.133099201986  -1.974527082061  -0.319028379245  -2.956234172595  4.772693930086  9.633674046982  8.470935615157  1719.144838164766  9.481280609255  2.394840310874  8.021395873823  8.944914738324
5.316104193629  6.051556578540  1.737302479141  2.872777444187  -5.404010585050  -0.003533279565  -8.337845667214  7.545872194454  3.874616570703  2.178649317937  6482.185958070800  9.378405691009  8.515269223964  0.852243608341  1.238218215604
9.079699225224  0.832464623462  0.641382370733  2.269387884029  -6.193142529406  -6.690968852789  -9.646613280723  2.944146878793  2.247876363790  1.122101435103  7394.305588541094  2.749780605381  3.849641164440  3.750705453169  7.663358942299
6.212201167158  7.759678473479  7.862243056229  0.402387677150  -0.032845195897  -0.596111612371  -4.701287496892  7.205135812169  8.278351303040  1.183735490997  4768.878252644586  7.648373884217  3.893576464966  9.819498161759  1.487247187763
2.106393266965  9.078063326495  1.314288630699  8.805817628323  -0.072343639122  -6.270037426705  -0.450494880240  3.928173931613  9.852544069292  0.210076410127  5142.921409857074  6.692605724987  8.807011882685  7.253177875913  3.418163640902
7.926377260180  3.652834062126  2.538674638679  6.652919618747  -4.022495151365  -6.796621602757  -0.618562711981  3.446103918147  2.312107163949  5.365786048604  2256.549702856246  9.795846334238  7.118583216086  7.338564448868  2.345847345890
2.409336848637  4.994489711666  9.020686014436  4.452200710405  -1.691909634590  -7.689219804170  -9.512091690006  7.443546909230  8.426814274887  5.883470019326  6658.266290779456  7.399029232045  1.167462701288  8.717842771851  0.993856370837
3.361785272549  3.894677442276  2.116996132781  7.452916165626  -2.309097040979  -5.558072713699  -3.113139876351  0.072170562525  4.751594758591  0.064942020937  2535.145958751358  1.190508888458  2.672279434243  4.938828643502  1.621591931796
1.214242257054  1.115678499919  2.351914341314  5.616140169380  -2.201956028426  -0.313258684450  -2.480255236313  5.935952735354  0.756345137950  0.412357551812  7964.447074404177  6.070995570838  7.245799264485  5.773217248483  7.311154929368
0.105503381095  9.412422721634  0.531661279587  2.727033733081  -0.717845356074  -7.110998685147  -4.364042427646  7.697943093242  1.693877022343  9.998909523005  1254.604351946850  3.056551876714  1.168818913033  4.141332953751  5.565994479098
9.360291362307  4.254590481503  0.846499963225  9.511796174577  -3.404731812747  -2.142198259207  -4.004443414146  3.713804735249  8.436133006933  9.861984427982  1044.751872679245  2.995876234095  4.771884730086  9.633173431037  8.470836515157
0.274113366845  7.669442647508  5.052395837052  8.748043496473  -8.238944114638  -3.245316204193  -4.216051656578  0.381737602479  6.392872779147  1.875401810485  1934.880410379565  8.376489888089  7.544063994454  3.874115965921  2.178539117937
5.058743104594  8.009339866732  5.098516071426  9.640852244208  -3.411238418115  -6.049079799225  -0.260832564623  9.500641982370  2.212269391588  0.296190742429  5493.679547352789  9.685268686973  2.943332578793  2.247380558918  1.122091335103
6.960963734065  0.942700141765  8.813840453386  4.403750806053  -1.697663558842  -2.996212301167  -9.507759778473  9.677862843056  7.170402391371  1.500030845095  9304.705426712371  4.740891036417  7.204303512169  8.278747998268  1.183514990997
3.334436408168  5.867609734127  7.173894388869  9.669819799761  -7.591487447087  -7.632106493266  -7.679078163326  9.831314288630  1.878805817928  3.230075843539  2651.578263126705  0.499010880240  3.927354431613  9.852044454410  0.210855910127
4.718589655371  0.746653066067  4.878808823287  6.857253478475  -9.133418363540  -9.027926477260  -9.823652934062  6.142538674638  1.676652919918  7.474025995051  4081.094857302757  0.657188711981  3.445384418147  2.312607558167  5.365565548604
1.822107958370  2.469756207677  7.387119395611  0.867338865048  -8.682345047245  -8.902409436848  -4.394994589711  1.549020686014  9.244452200010  4.051694409534  6332.987445504170  9.551617690006  7.442727409230  8.426314669005  5.883259519326
5.224824448494  4.567350498776  5.451168282307  2.888719443371  -8.510993056270  -8.373361885277  -2.683894777263  7.652116096953  2.707452994704  6.262302797940  0120.856208413699  3.152755876351  0.071351762525  4.751094141769  0.064721020937
1.101703106476  3.581151977322  9.582673099030  2.434930429243  -5.021621791831  -7.961214342252  -7.731115778210  4.082351014162  8.035616128708  3.802204656928  5695.611484384450  2.429871236313  5.934133935354  0.756845520128  0.412136551812
6.530005222129  1.776031364014  3.387246519860  4.855775818848  -4.837311354829  -3.680105603386  -7.149412522542  1.230531761090  0.762727011372  0.810710545256  1172.418124385147  4.303668427646  7.696124293242  1.693377415511  9.998788523005
0.820262509661  8.503017920310  2.141169638519  0.334143933553  -7.515565194379  -0.989360391367  -0.264254690202  0.920846599784  7.149511774713  5.773407431712  8807.440324959207  4.043069414146  3.712085935249  8.436633499101  9.861763327982
0.610319020394  2.452956245778  5.954772604336  0.869635774031  -0.378470036415  -1.570274213361  -5.647669542469  7.665052495659  2.108748021935  4.738231644014  7718.543542904193  4.255677656578  0.380918102479  6.392372177744  1.875293810485

Place-opt final QoR
___________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0031     0.0034      2        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    1  15   0.0000     0.0000      0        -          -      -
    1  16   0.0000     0.0000      0        -          -      -
    1  17   0.0000     0.0000      0        -          -      -
    1  18   0.0000     0.0000      0        -          -      -
    1  19   0.0000     0.0000      0        -          -      -
    1  20   0.0000     0.0000      0        -          -      -
    1  21   0.0000     0.0000      0        -          -      -
    1  22   0.0000     0.0000      0        -          -      -
    1  23   0.0000     0.0000      0        -          -      -
    1  24   0.0000     0.0000      0        -          -      -
    1  25   0.0000     0.0000      0        -          -      -
    1  26   0.0000     0.0000      0        -          -      -
    1  27   0.0000     0.0000      0        -          -      -
    1  28   0.0000     0.0000      0        -          -      -
    1  29   0.0000     0.0000      0        -          -      -
    1  30   0.0000     0.0000      0        -          -      -
    1  31   0.0000     0.0000      0        -          -      -
    1  32   0.0000     0.0000      0        -          -      -
    1  33   0.0000     0.0000      0        -          -      -
    1  34   0.0000     0.0000      0        -          -      -
    1  35   0.0000     0.0000      0        -          -      -
    1  36   0.0000     0.0000      0        -          -      -
    1  37   0.0000     0.0000      0        -          -      -
    1  38   0.0000     0.0000      0        -          -      -
    1  39   0.0000     0.0000      0        -          -      -
    1  40   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0213     0.1136     19        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
    2  15   0.0000     0.0000      0        -          -      -
    2  16   0.0000     0.0000      0        -          -      -
    2  17   0.0000     0.0000      0        -          -      -
    2  18   0.0000     0.0000      0        -          -      -
    2  19   0.0000     0.0000      0        -          -      -
    2  20   0.0000     0.0000      0        -          -      -
    2  21   0.0000     0.0000      0        -          -      -
    2  22   0.0000     0.0000      0        -          -      -
    2  23   0.0000     0.0000      0        -          -      -
    2  24   0.0000     0.0000      0        -          -      -
    2  25   0.0000     0.0000      0        -          -      -
    2  26   0.0000     0.0000      0        -          -      -
    2  27   0.0000     0.0000      0        -          -      -
    2  28   0.0000     0.0000      0        -          -      -
    2  29   0.0000     0.0000      0        -          -      -
    2  30   0.0000     0.0000      0        -          -      -
    2  31   0.0000     0.0000      0        -          -      -
    2  32   0.0000     0.0000      0        -          -      -
    2  33   0.0000     0.0000      0        -          -      -
    2  34   0.0000     0.0000      0        -          -      -
    2  35   0.0000     0.0000      0        -          -      -
    2  36   0.0000     0.0000      0        -          -      -
    2  37   0.0000     0.0000      0        -          -      -
    2  38   0.0000     0.0000      0        -          -      -
    2  39   0.0000     0.0000      0        -          -      -
    2  40   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0213     0.1136     19        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    3  16   0.0000     0.0000      0        -          -      -
    3  18   0.0000     0.0000      0        -          -      -
    3  19   0.0000     0.0000      0        -          -      -
    3  20   0.0000     0.0000      0        -          -      -
    3  21   0.0000     0.0000      0        -          -      -
    3  22   0.0000     0.0000      0        -          -      -
    3  23   0.0000     0.0000      0        -          -      -
    3  25   0.0000     0.0000      0        -          -      -
    3  26   0.0000     0.0000      0        -          -      -
    3  27   0.0000     0.0000      0        -          -      -
    3  28   0.0000     0.0000      0        -          -      -
    3  29   0.0000     0.0000      0        -          -      -
    3  30   0.0000     0.0000      0        -          -      -
    3  32   0.0000     0.0000      0        -          -      -
    3  33   0.0000     0.0000      0        -          -      -
    3  34   0.0000     0.0000      0        -          -      -
    3  35   0.0000     0.0000      0        -          -      -
    3  36   0.0000     0.0000      0        -          -      -
    3  38   0.0000     0.0000      0        -          -      -
    3  39   0.0000     0.0000      0        -          -      -
    3  40   0.0000     0.0000      0        -          -      -
    3  41   0.0000     0.0000      0        -          -      -
    3  42   0.0000     0.0000      0        -          -      -
    3  43   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0031     0.0034   0.0034      2        -          -      -        0     0.0000       37 14353082368
    2   *   0.0213     0.1136   0.1136     19        -          -      -        1     0.0015       13  488059904
    3   *   0.0213     0.1136   0.1136     19        -          -      -        1     0.0015       13  513415264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0213     0.1171   0.1171     21        -          -      -        1     0.0015       37 14353082368    496261.00      92818       5004       8998
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0213     0.1171   0.1171     21        -          -      -        1       37 14353082368    496261.00      92818

Place-opt command complete                CPU:  7334 s (  2.04 hr )  ELAPSE:  1449 s (  0.40 hr )  MEM-PEAK:  2448 MB
Place-opt command statistics  CPU=6103 sec (1.70 hr) ELAPSED=1168 sec (0.32 hr) MEM-PEAK=2.391 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt -from initial_opto -to final_opto' (FLW-8001)
Information: Time: 2024-01-04 17:37:40 / Session: 0.40 hr / Command: 0.33 hr / Memory: 2448 MB (FLW-8100)
1
##
route_global  -congestion_map_only true
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7924 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin ISOLORAOX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  124  Alloctr  126  Proc   16 
[End of Read DB] Total (MB): Used  131  Alloctr  134  Proc 7940 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  140  Alloctr  143  Proc 7940 
Net statistics:
Total number of nets     = 103782
Number of nets to route  = 103779
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 138
Number of nets with min-layer-mode soft-cost-low = 138
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Build All Nets] Total (MB): Used  192  Alloctr  196  Proc 7940 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.82	 on layer (1)	 M1
Average gCell capacity  8.60	 on layer (2)	 M2
Average gCell capacity  4.30	 on layer (3)	 M3
Average gCell capacity  4.40	 on layer (4)	 M4
Average gCell capacity  2.15	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc    0 
[End of Build Congestion map] Total (MB): Used  255  Alloctr  261  Proc 7940 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 103779, Total HPWL 3364628 microns
HPWL   0 ~   50 microns: Net Count    95658	Total HPWL      1122610 microns
HPWL  50 ~  100 microns: Net Count     2741	Total HPWL       188210 microns
HPWL 100 ~  200 microns: Net Count     1804	Total HPWL       264225 microns
HPWL 200 ~  300 microns: Net Count     1171	Total HPWL       288954 microns
HPWL 300 ~  400 microns: Net Count      671	Total HPWL       231718 microns
HPWL 400 ~  500 microns: Net Count      481	Total HPWL       213277 microns
HPWL 500 ~  600 microns: Net Count      293	Total HPWL       160547 microns
HPWL 600 ~  700 microns: Net Count      174	Total HPWL       113710 microns
HPWL 700 ~  800 microns: Net Count      192	Total HPWL       143740 microns
HPWL 800 ~  900 microns: Net Count      219	Total HPWL       185316 microns
HPWL 900 ~ 1000 microns: Net Count      106	Total HPWL       100493 microns
HPWL     > 1000 microns: Net Count      269	Total HPWL       351829 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used  128  Alloctr  130  Proc    0 
[End of Build Data] Total (MB): Used  259  Alloctr  265  Proc 7940 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  436  Alloctr  441  Proc 7940 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[End of Initial Routing] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Initial Routing] Total (MB): Used  506  Alloctr  512  Proc 7940 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 25246 Max = 8 GRCs = 21975 (2.80%)
Initial. H routing: Dmd-Cap  = 25211 Max = 8 (GRCs =  2) GRCs = 21941 (5.59%)
Initial. V routing: Dmd-Cap  =    35 Max = 2 (GRCs =  1) GRCs =    34 (0.01%)
Initial. Both Dirs: Overflow = 29657 Max = 6 GRCs = 52932 (6.75%)
Initial. H routing: Overflow = 29324 Max = 5 (GRCs =  3) GRCs = 52263 (13.33%)
Initial. V routing: Overflow =   332 Max = 6 (GRCs =  1) GRCs =   669 (0.17%)
Initial. M1         Overflow =  2360 Max = 4 (GRCs =  6) GRCs =  3202 (0.82%)
Initial. M2         Overflow =   308 Max = 6 (GRCs =  1) GRCs =   609 (0.16%)
Initial. M3         Overflow = 11591 Max = 5 (GRCs =  3) GRCs = 20201 (5.15%)
Initial. M4         Overflow =     9 Max = 2 (GRCs =  1) GRCs =    11 (0.00%)
Initial. M5         Overflow =  7386 Max = 3 (GRCs = 53) GRCs =  6884 (1.76%)
Initial. M6         Overflow =    14 Max = 2 (GRCs =  1) GRCs =    48 (0.01%)
Initial. M7         Overflow =  7985 Max = 3 (GRCs = 80) GRCs = 21976 (5.60%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3398 Max =  3 GRCs = 17570 (15.62%)
Initial. H routing: Overflow =  3386 Max =  3 (GRCs = 80) GRCs = 17520 (31.15%)
Initial. V routing: Overflow =    12 Max =  2 (GRCs =  1) GRCs =    50 (0.09%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     3 Max =  2 (GRCs =  1) GRCs =    13 (0.02%)
Initial. M6         Overflow =    11 Max =  2 (GRCs =  1) GRCs =    45 (0.08%)
Initial. M7         Overflow =  3382 Max =  3 (GRCs = 80) GRCs = 17507 (31.13%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3468117.67
Initial. Layer M1 wire length = 122209.39
Initial. Layer M2 wire length = 940043.16
Initial. Layer M3 wire length = 1172341.84
Initial. Layer M4 wire length = 247348.34
Initial. Layer M5 wire length = 658445.54
Initial. Layer M6 wire length = 61394.28
Initial. Layer M7 wire length = 263306.03
Initial. Layer M8 wire length = 3029.10
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 716189
Initial. Via VIA12SQ_C count = 360131
Initial. Via VIA23SQ_C count = 300795
Initial. Via VIA34SQ_C count = 24342
Initial. Via VIA45SQ_C count = 21684
Initial. Via VIA56SQ_C count = 5045
Initial. Via VIA67SQ_C count = 4071
Initial. Via VIA78SQ_C count = 120
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  4 17:37:55 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:11
20% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:12
30% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:12
40% of nets complete Elapsed cpu time: 0:00:30 Elapsed real time: 0:00:12
50% of nets complete Elapsed cpu time: 0:00:32 Elapsed real time: 0:00:12
60% of nets complete Elapsed cpu time: 0:00:33 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:33 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:33 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:34 Elapsed real time: 0:00:12
[rtOvlpParts] Elapsed real time: 0:00:14 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:14 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[End of Phase1 Routing] Stage (MB): Used    8  Alloctr   10  Proc    0 
[End of Phase1 Routing] Total (MB): Used  514  Alloctr  523  Proc 7940 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 14572 Max = 3 GRCs = 14521 (1.85%)
phase1. H routing: Dmd-Cap  = 14549 Max = 3 (GRCs =  1) GRCs = 14501 (3.70%)
phase1. V routing: Dmd-Cap  =    23 Max = 2 (GRCs =  3) GRCs =    20 (0.01%)
phase1. Both Dirs: Overflow =  3714 Max = 6 GRCs = 18605 (2.37%)
phase1. H routing: Overflow =  3643 Max = 2 (GRCs = 38) GRCs = 18488 (4.71%)
phase1. V routing: Overflow =    71 Max = 6 (GRCs =  1) GRCs =   117 (0.03%)
phase1. M1         Overflow =  1908 Max = 2 (GRCs = 21) GRCs =  3117 (0.79%)
phase1. M2         Overflow =    63 Max = 6 (GRCs =  1) GRCs =    73 (0.02%)
phase1. M3         Overflow =    63 Max = 2 (GRCs =  3) GRCs =   421 (0.11%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    73 Max = 2 (GRCs =  4) GRCs =   127 (0.03%)
phase1. M6         Overflow =     5 Max = 1 (GRCs = 15) GRCs =    15 (0.00%)
phase1. M7         Overflow =  1597 Max = 2 (GRCs = 10) GRCs = 14823 (3.78%)
phase1. M8         Overflow =     2 Max = 1 (GRCs = 28) GRCs =    28 (0.01%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  1582 Max =  2 GRCs = 14901 (13.25%)
phase1. H routing: Overflow =  1576 Max =  2 (GRCs = 10) GRCs = 14859 (26.42%)
phase1. V routing: Overflow =     6 Max =  1 (GRCs = 42) GRCs =    42 (0.07%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     5 Max =  1 (GRCs = 63) GRCs =    63 (0.11%)
phase1. M6         Overflow =     3 Max =  1 (GRCs = 13) GRCs =    13 (0.02%)
phase1. M7         Overflow =  1570 Max =  2 (GRCs = 10) GRCs = 14796 (26.31%)
phase1. M8         Overflow =     2 Max =  1 (GRCs = 28) GRCs =    28 (0.05%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3525736.13
phase1. Layer M1 wire length = 227856.14
phase1. Layer M2 wire length = 992155.27
phase1. Layer M3 wire length = 1121350.89
phase1. Layer M4 wire length = 252798.01
phase1. Layer M5 wire length = 625495.37
phase1. Layer M6 wire length = 62508.35
phase1. Layer M7 wire length = 240917.40
phase1. Layer M8 wire length = 2654.71
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 752676
phase1. Via VIA12SQ_C count = 386744
phase1. Via VIA23SQ_C count = 297272
phase1. Via VIA34SQ_C count = 32202
phase1. Via VIA45SQ_C count = 25138
phase1. Via VIA56SQ_C count = 6191
phase1. Via VIA67SQ_C count = 4935
phase1. Via VIA78SQ_C count = 193
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Jan  4 17:38:10 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:04
[rtOvlpParts] Elapsed real time: 0:00:05 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:05 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Phase2 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase2 Routing] Total (MB): Used  518  Alloctr  527  Proc 7940 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    35 Max = 2 GRCs =    34 (0.00%)
phase2. H routing: Dmd-Cap  =    35 Max = 2 (GRCs =  1) GRCs =    34 (0.01%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  1729 Max = 2 GRCs =  2854 (0.36%)
phase2. H routing: Overflow =  1729 Max = 2 (GRCs = 12) GRCs =  2854 (0.73%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =  1684 Max = 2 (GRCs = 11) GRCs =  2810 (0.72%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    17 Max = 1 (GRCs = 17) GRCs =    17 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    24 (0.01%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3531590.28
phase2. Layer M1 wire length = 234446.25
phase2. Layer M2 wire length = 997029.94
phase2. Layer M3 wire length = 1122275.75
phase2. Layer M4 wire length = 253678.34
phase2. Layer M5 wire length = 624022.30
phase2. Layer M6 wire length = 62501.97
phase2. Layer M7 wire length = 234940.93
phase2. Layer M8 wire length = 2692.28
phase2. Layer M9 wire length = 2.51
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 755530
phase2. Via VIA12SQ_C count = 388680
phase2. Via VIA23SQ_C count = 297698
phase2. Via VIA34SQ_C count = 32558
phase2. Via VIA45SQ_C count = 25320
phase2. Via VIA56SQ_C count = 6138
phase2. Via VIA67SQ_C count = 4920
phase2. Via VIA78SQ_C count = 213
phase2. Via VIA89_C count = 3
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Jan  4 17:38:16 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  518  Alloctr  527  Proc 7940 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    32 Max = 1 GRCs =    32 (0.00%)
phase3. H routing: Dmd-Cap  =    32 Max = 1 (GRCs = 32) GRCs =    32 (0.01%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  1638 Max = 2 GRCs =  2767 (0.35%)
phase3. H routing: Overflow =  1638 Max = 2 (GRCs =  8) GRCs =  2767 (0.71%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =  1622 Max = 2 (GRCs =  7) GRCs =  2752 (0.70%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =    14 Max = 2 (GRCs =  1) GRCs =    13 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3531635.22
phase3. Layer M1 wire length = 233511.47
phase3. Layer M2 wire length = 996854.61
phase3. Layer M3 wire length = 1122204.48
phase3. Layer M4 wire length = 253653.77
phase3. Layer M5 wire length = 623906.01
phase3. Layer M6 wire length = 62791.79
phase3. Layer M7 wire length = 236090.20
phase3. Layer M8 wire length = 2620.39
phase3. Layer M9 wire length = 2.51
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 755452
phase3. Via VIA12SQ_C count = 388575
phase3. Via VIA23SQ_C count = 297694
phase3. Via VIA34SQ_C count = 32547
phase3. Via VIA45SQ_C count = 25297
phase3. Via VIA56SQ_C count = 6171
phase3. Via VIA67SQ_C count = 4962
phase3. Via VIA78SQ_C count = 203
phase3. Via VIA89_C count = 3
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:36 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:28 total=0:01:29
[End of Whole Chip Routing] Stage (MB): Used  387  Alloctr  392  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  518  Alloctr  527  Proc 7940 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.04 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 29.45 %
Peak    horizontal track utilization = 150.00 %

[GR: Done] Elapsed real time: 0:00:37 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:34 total=0:01:34
[GR: Done] Stage (MB): Used  446  Alloctr  454  Proc   16 
[GR: Done] Total (MB): Used  454  Alloctr  462  Proc 7940 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -212  Alloctr -220  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 7940 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:37 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:34 total=0:01:35
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 7940 
save_block
Information: Saving block 'bslice_placement.nlib:bslice.design'
1
#####
report_qor -summary  > reports/${step}.timing_qor_summary.rpt
report_threshold_voltage_groups > reports/${step}.vth_ratio.rpt
report_timing  > reports/${step}.timing.rpt
report_timing -report_by group > reports/${step}.timing_group_summary.rpt
#### Save block
save_block
Information: Saving block 'bslice_placement.nlib:bslice.design'
1
### output data:
## write lef of block, will be used later when needed
sh mkdir -p outputs/$step
write_def outputs/$step/$DESIGN_NAME.def
****************************************
Report : Data Mismatches
Version: S-2021.06-SP5-1
Date   : Thu Jan  4 17:38:21 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 373
TRACKS                         : 20
VIAS                           : 8
COMPONENTS                     : 95232
PINS                           : 1041
PINPROPERTIES                  : 1039
BLOCKAGES                      : 321
SPECIALNETS                    : 3
NETS                           : 103779
1
## Create Abstract model, use for Top PnR
create_abstract -read_only -timing_level full_interface
Information: The command 'create_abstract' cleared the undo history. (UNDO-016)
delete existing abstract view.
FP stats:  leaf inst=16  hier inst=0 boundary conns=1039 other conns=0 hier conns=0 hier ports=2
Warning: The created abstract has no active hold corners for mode func.  Timing will be omitted. (ABS-225)
Warning: The created abstract has no active hold corners for mode test.  Timing will be omitted. (ABS-225)
Information: Input port 'clk' has high fanout.  Some fanouts filtered from the abstract. (ABS-252)

Number of pins with exceptions found: 2590
Number of new cells kept: 1023
Number of hierarchical pins with exceptions found: 0
Number of new hierarchical exception pins kept: 0
Total new objects included because of exceptions: 1023


Constrained pins found in design bslice :
     User size only :  0
     Exception      :  0
     Clock          :  0
     Clock Gating   :  0
     Constraint     :  0
     Case analysis  :  0
     Cell mode      :  0
     Disable timing :  0
     CTS exception  :  0
     PVT            :  0
     Latency        :  0
     Clock sense    :  0

Number of cells Retained due to UTC: 0
global route congestion map copied to abstract view.
1 voltage area(s) copied to abstract view.
0 edit group(s) copied to abstract view.
Time taken for computing hidden area information for abstract 'bslice' :
 0.000000(User),0.000000(System), 0.000000(CPU), 0.000000(Elapsed)
0 nets and 0 cells are optimizable
0 clk nets and 0 clk cells are optimizable
Information: 2507 nets (100.00% of eligible nets) of bslice.abstract have parasitics. (ABS-409)
Saved coupling caps for 0 net pairs in block 'bslice'.
Number of leaf cells in abstract view:   4739
Number of leaf cells in design view:   95232
Compression percentage:   95.02
abstract view for design bslice is created.
Information: Read-only abstract for block bslice_placement.nlib:bslice has been saved to disk. (ABS-247)
1
close_lib -all
Closing all libraries...
Information: The net parasitics of block bslice are cleared. (TIM-123)
1
exit
Maximum memory usage for this session: 2448.22 MB
Maximum memory usage for this session including child processes: 2448.22 MB
CPU usage for this session:   7438 seconds (  2.07 hours)
Elapsed time for this session:   1494 seconds (  0.42 hours)
Thank you for using IC Compiler II.
