# sample_verilog_project
Sample Git based project containing verilog files to be used by Synopsys tools
