Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,93
design__inferred_latch__count,0
design__instance__count,23627
design__instance__area,160449
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,888
design__max_cap_violation__count__corner:nom_tt_025C_1v80,3
power__internal__total,0.001297079841606319
power__switching__total,0.0005281934863887727
power__leakage__total,1.702786533996914E-7
power__total,0.0018254435854032636
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.49233718495616674
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8670963081863741
timing__hold__ws__corner:nom_tt_025C_1v80,0.31530001724176404
timing__setup__ws__corner:nom_tt_025C_1v80,59.233558401451994
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315300
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,85.825874
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1043
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,888
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.9107828082847953
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.410782863795948
timing__hold__ws__corner:nom_ss_100C_1v60,0.8734366810370239
timing__setup__ws__corner:nom_ss_100C_1v60,52.74116226365155
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.873437
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,72.223274
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,888
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4133624948221972
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6602344413618485
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10226708658263241
timing__setup__ws__corner:nom_ff_n40C_1v95,59.39912552170769
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.102267
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.937820
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1231
design__max_fanout_violation__count,888
design__max_cap_violation__count,6
clock__skew__worst_hold,0.9334944192972754
clock__skew__worst_setup,0.650044370064434
timing__hold__ws,0.10151735295289913
timing__setup__ws,52.36607384826293
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101517
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,71.636620
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 500.0
design__core__bbox,5.52 10.88 544.18 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,275000
design__core__area,256402
design__instance__count__stdcell,23627
design__instance__area__stdcell,160449
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.62577
design__instance__utilization__stdcell,0.62577
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,16106405
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,432610
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1569
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,11606
route__net__special,2
route__drc_errors__iter:1,11828
route__wirelength__iter:1,563435
route__drc_errors__iter:2,4805
route__wirelength__iter:2,558488
route__drc_errors__iter:3,4461
route__wirelength__iter:3,557207
route__drc_errors__iter:4,634
route__wirelength__iter:4,556250
route__drc_errors__iter:5,46
route__wirelength__iter:5,556173
route__drc_errors__iter:6,2
route__wirelength__iter:6,556142
route__drc_errors__iter:7,0
route__wirelength__iter:7,556142
route__drc_errors,0
route__wirelength,556142
route__vias,109884
route__vias__singlecut,109884
route__vias__multicut,0
design__disconnected_pin__count,30
design__critical_disconnected_pin__count,0
route__wirelength__max,951.035
timing__unannotated_net__count__corner:nom_tt_025C_1v80,265
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,265
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,265
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,888
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4859490725141079
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.853311778722775
timing__hold__ws__corner:min_tt_025C_1v80,0.3128236647153016
timing__setup__ws__corner:min_tt_025C_1v80,59.239519855173626
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312824
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,86.157852
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,265
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,835
design__max_fanout_violation__count__corner:min_ss_100C_1v60,888
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.8892575816299828
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.3892576371411356
timing__hold__ws__corner:min_ss_100C_1v60,0.8670406860112672
timing__setup__ws__corner:min_ss_100C_1v60,53.11963641527183
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.867041
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,72.798485
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,265
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,888
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.40999196864641274
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.650044370064434
timing__hold__ws__corner:min_ff_n40C_1v95,0.10151735295289913
timing__setup__ws__corner:min_ff_n40C_1v95,59.40312232470938
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101517
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,91.157509
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,265
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,18
design__max_fanout_violation__count__corner:max_tt_025C_1v80,888
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4991971421970359
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.8825154190553578
timing__hold__ws__corner:max_tt_025C_1v80,0.3177925790248445
timing__setup__ws__corner:max_tt_025C_1v80,59.227191938359525
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317793
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,85.503738
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,265
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1231
design__max_fanout_violation__count__corner:max_ss_100C_1v60,888
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.9334944192972754
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.4334944748084282
timing__hold__ws__corner:max_ss_100C_1v60,0.8795733279568931
timing__setup__ws__corner:max_ss_100C_1v60,52.36607384826293
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.879573
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,71.636620
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,265
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,888
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4180579611930412
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6723657376727216
timing__hold__ws__corner:max_ff_n40C_1v95,0.10321377378250442
timing__setup__ws__corner:max_ff_n40C_1v95,59.39467397134226
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.103214
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.721588
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,265
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,265
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000741396
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000070944
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000139518
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000070944
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013600000000000000231607268086353457192672067321836948394775390625
ir__drop__worst,0.000074099999999999998658538336027135073891258798539638519287109375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
