<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonMCTargetDesc.h source code [llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Hexagon</a>/<a href='./'>MCTargetDesc</a>/<a href='HexagonMCTargetDesc.h.html'>HexagonMCTargetDesc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- HexagonMCTargetDesc.h - Hexagon Target Descriptions -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file provides Hexagon specific target descriptions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H">LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H">LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/Hexagon_POINTER_SIZE" data-ref="_M/Hexagon_POINTER_SIZE">Hexagon_POINTER_SIZE</dfn> 4</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/Hexagon_PointerSize" data-ref="_M/Hexagon_PointerSize">Hexagon_PointerSize</dfn> (Hexagon_POINTER_SIZE)</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/Hexagon_PointerSize_Bits" data-ref="_M/Hexagon_PointerSize_Bits">Hexagon_PointerSize_Bits</dfn> (Hexagon_POINTER_SIZE * 8)</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/Hexagon_WordSize" data-ref="_M/Hexagon_WordSize">Hexagon_WordSize</dfn> Hexagon_PointerSize</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/Hexagon_WordSize_Bits" data-ref="_M/Hexagon_WordSize_Bits">Hexagon_WordSize_Bits</dfn> Hexagon_PointerSize_Bits</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>// allocframe saves LR and FP on stack before allocating</i></td></tr>
<tr><th id="28">28</th><td><i>// a new stack frame. This takes 8 bytes.</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_LRFP_SIZE" data-ref="_M/HEXAGON_LRFP_SIZE">HEXAGON_LRFP_SIZE</dfn> 8</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>// Normal instruction size (in bytes).</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_INSTR_SIZE" data-ref="_M/HEXAGON_INSTR_SIZE">HEXAGON_INSTR_SIZE</dfn> 4</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>// Maximum number of words and instructions in a packet.</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_PACKET_SIZE" data-ref="_M/HEXAGON_PACKET_SIZE">HEXAGON_PACKET_SIZE</dfn> 4</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_MAX_PACKET_SIZE" data-ref="_M/HEXAGON_MAX_PACKET_SIZE">HEXAGON_MAX_PACKET_SIZE</dfn> (HEXAGON_PACKET_SIZE * HEXAGON_INSTR_SIZE)</u></td></tr>
<tr><th id="37">37</th><td><i>// Minimum number of instructions in an end-loop packet.</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_PACKET_INNER_SIZE" data-ref="_M/HEXAGON_PACKET_INNER_SIZE">HEXAGON_PACKET_INNER_SIZE</dfn> 2</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_PACKET_OUTER_SIZE" data-ref="_M/HEXAGON_PACKET_OUTER_SIZE">HEXAGON_PACKET_OUTER_SIZE</dfn> 3</u></td></tr>
<tr><th id="40">40</th><td><i>// Maximum number of instructions in a packet before shuffling,</i></td></tr>
<tr><th id="41">41</th><td><i>// including a compound one or a duplex or an extender.</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_PRESHUFFLE_PACKET_SIZE" data-ref="_M/HEXAGON_PRESHUFFLE_PACKET_SIZE">HEXAGON_PRESHUFFLE_PACKET_SIZE</dfn> (HEXAGON_PACKET_SIZE + 3)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>// Name of the global offset table as defined by the Hexagon ABI</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/HEXAGON_GOT_SYM_NAME" data-ref="_M/HEXAGON_GOT_SYM_NAME">HEXAGON_GOT_SYM_NAME</dfn> "_GLOBAL_OFFSET_TABLE_"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>struct</b> <a class="type" href="../../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItinerary" title='llvm::InstrItinerary' data-ref="llvm::InstrItinerary" id="llvm::InstrItinerary">InstrItinerary</a>;</td></tr>
<tr><th id="50">50</th><td><b>struct</b> <a class="type" href="../../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage" id="llvm::InstrStage">InstrStage</a>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" id="llvm::FeatureBitset">FeatureBitset</a>;</td></tr>
<tr><th id="52">52</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend" id="llvm::MCAsmBackend">MCAsmBackend</a>;</td></tr>
<tr><th id="53">53</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" id="llvm::MCCodeEmitter">MCCodeEmitter</a>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="55">55</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" id="llvm::MCInstrInfo">MCInstrInfo</a>;</td></tr>
<tr><th id="56">56</th><td><b>class</b> <dfn class="type" id="llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</dfn>;</td></tr>
<tr><th id="57">57</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="58">58</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="59">59</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions" id="llvm::MCTargetOptions">MCTargetOptions</a>;</td></tr>
<tr><th id="60">60</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" id="llvm::Target">Target</a>;</td></tr>
<tr><th id="61">61</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="62">62</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="63">63</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="64">64</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_pwrite_stream" title='llvm::raw_pwrite_stream' data-ref="llvm::raw_pwrite_stream" id="llvm::raw_pwrite_stream">raw_pwrite_stream</a>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::HexagonDisableCompound" title='llvm::HexagonDisableCompound' data-ref="llvm::HexagonDisableCompound">HexagonDisableCompound</dfn>;</td></tr>
<tr><th id="67">67</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::HexagonDisableDuplex" title='llvm::HexagonDisableDuplex' data-ref="llvm::HexagonDisableDuplex">HexagonDisableDuplex</dfn>;</td></tr>
<tr><th id="68">68</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage">InstrStage</a> <dfn class="decl" id="llvm::HexagonStages" title='llvm::HexagonStages' data-ref="llvm::HexagonStages">HexagonStages</dfn>[];</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="decl" id="_ZN4llvm24createHexagonMCInstrInfoEv" title='llvm::createHexagonMCInstrInfo' data-ref="_ZN4llvm24createHexagonMCInstrInfoEv">createHexagonMCInstrInfo</dfn>();</td></tr>
<tr><th id="71">71</th><td><a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="decl" id="_ZN4llvm27createHexagonMCRegisterInfoENS_9StringRefE" title='llvm::createHexagonMCRegisterInfo' data-ref="_ZN4llvm27createHexagonMCRegisterInfoENS_9StringRefE">createHexagonMCRegisterInfo</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="223TT" title='TT' data-type='llvm::StringRef' data-ref="223TT">TT</dfn>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>namespace</b> <span class="namespace">Hexagon_MC</span> {</td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="_ZN4llvm10Hexagon_MC16selectHexagonCPUENS_9StringRefE" title='llvm::Hexagon_MC::selectHexagonCPU' data-ref="_ZN4llvm10Hexagon_MC16selectHexagonCPUENS_9StringRefE">selectHexagonCPU</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="224CPU" title='CPU' data-type='llvm::StringRef' data-ref="224CPU">CPU</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="decl" id="_ZN4llvm10Hexagon_MC19completeHVXFeaturesERKNS_13FeatureBitsetE" title='llvm::Hexagon_MC::completeHVXFeatures' data-ref="_ZN4llvm10Hexagon_MC19completeHVXFeaturesERKNS_13FeatureBitsetE">completeHVXFeatures</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col5 decl" id="225FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="225FB">FB</dfn>);</td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Create a Hexagon MCSubtargetInfo instance. This is exposed so Asm parser,</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// etc. do not need to go through TargetRegistry.</i></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="decl" id="_ZN4llvm10Hexagon_MC28createHexagonMCSubtargetInfoERKNS_6TripleENS_9StringRefES4_" title='llvm::Hexagon_MC::createHexagonMCSubtargetInfo' data-ref="_ZN4llvm10Hexagon_MC28createHexagonMCSubtargetInfoERKNS_6TripleENS_9StringRefES4_">createHexagonMCSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col6 decl" id="226TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="226TT">TT</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="227CPU" title='CPU' data-type='llvm::StringRef' data-ref="227CPU">CPU</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                                <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="228FS" title='FS' data-type='llvm::StringRef' data-ref="228FS">FS</dfn>);</td></tr>
<tr><th id="81">81</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm10Hexagon_MC11GetELFFlagsERKNS_15MCSubtargetInfoE" title='llvm::Hexagon_MC::GetELFFlags' data-ref="_ZN4llvm10Hexagon_MC11GetELFFlagsERKNS_15MCSubtargetInfoE">GetELFFlags</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="229STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="229STI">STI</dfn>);</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl" id="_ZN4llvm26createHexagonMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createHexagonMCCodeEmitter' data-ref="_ZN4llvm26createHexagonMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createHexagonMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col0 decl" id="230MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="230MCII">MCII</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="231MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="231MRI">MRI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="232MCT" title='MCT' data-type='llvm::MCContext &amp;' data-ref="232MCT">MCT</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> *<dfn class="decl" id="_ZN4llvm23createHexagonAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createHexagonAsmBackend' data-ref="_ZN4llvm23createHexagonAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createHexagonAsmBackend</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col3 decl" id="233T" title='T' data-type='const llvm::Target &amp;' data-ref="233T">T</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="234STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="234STI">STI</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col5 decl" id="235MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="235MRI">MRI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions">MCTargetOptions</a> &amp;<dfn class="local col6 decl" id="236Options" title='Options' data-type='const llvm::MCTargetOptions &amp;' data-ref="236Options">Options</dfn>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</a>&gt;</td></tr>
<tr><th id="94">94</th><td><dfn class="decl" id="_ZN4llvm28createHexagonELFObjectWriterEhNS_9StringRefE" title='llvm::createHexagonELFObjectWriter' data-ref="_ZN4llvm28createHexagonELFObjectWriterEhNS_9StringRefE">createHexagonELFObjectWriter</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="237OSABI" title='OSABI' data-type='uint8_t' data-ref="237OSABI">OSABI</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="238CPU" title='CPU' data-type='llvm::StringRef' data-ref="238CPU">CPU</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm18HexagonGetLastSlotEv" title='llvm::HexagonGetLastSlot' data-ref="_ZN4llvm18HexagonGetLastSlotEv">HexagonGetLastSlot</dfn>();</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>// Define symbolic names for Hexagon registers.  This defines a mapping from</i></td></tr>
<tr><th id="101">101</th><td><i>// register name to register number.</i></td></tr>
<tr><th id="102">102</th><td><i>//</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_ENUM" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</dfn></u></td></tr>
<tr><th id="104">104</th><td><u>#include <span class='error' title="&apos;HexagonGenRegisterInfo.inc&apos; file not found">"HexagonGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// Defines symbolic names for the Hexagon instructions.</i></td></tr>
<tr><th id="107">107</th><td><i>//</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_ENUM" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</dfn></u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_SCHED_ENUM" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</dfn></u></td></tr>
<tr><th id="110">110</th><td><u>#include "HexagonGenInstrInfo.inc"</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_ENUM" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</dfn></u></td></tr>
<tr><th id="113">113</th><td><u>#include "HexagonGenSubtargetInfo.inc"</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONMCTARGETDESC_H</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AsmParser/HexagonAsmParser.cpp.html'>llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
