block/LAYER:
  description: Cluster Layer%S
  items:
    - name: C0R
      description: Layerx Configuration 0 Register.
      byte_offset: 0
      fieldset: C0R
    - name: C1R
      description: Layerx Configuration 1 Register.
      byte_offset: 4
      fieldset: C1R
    - name: RCR
      description: Layerx Reload Control Register.
      byte_offset: 8
      fieldset: RCR
    - name: CR
      description: Layerx Control Register.
      byte_offset: 12
      fieldset: CR
    - name: WHPCR
      description: Layerx Window Horizontal Position Configuration Register.
      byte_offset: 16
      fieldset: WHPCR
    - name: WVPCR
      description: Layerx Window Vertical Position Configuration Register.
      byte_offset: 20
      fieldset: WVPCR
    - name: CKCR
      description: Layerx Color Keying Configuration Register.
      byte_offset: 24
      fieldset: CKCR
    - name: PFCR
      description: Layerx Pixel Format Configuration Register.
      byte_offset: 28
      fieldset: PFCR
    - name: CACR
      description: Layerx Constant Alpha Configuration Register.
      byte_offset: 32
      fieldset: CACR
    - name: DCCR
      description: Layerx Default Color Configuration Register.
      byte_offset: 36
      fieldset: DCCR
    - name: BFCR
      description: Layerx Blending Factors Configuration Register.
      byte_offset: 40
      fieldset: BFCR
    - name: BLCR
      description: Layerx Burst Length Configuration Register.
      byte_offset: 44
      fieldset: BLCR
    - name: PCR
      description: Layerx Planar Configuration Register.
      byte_offset: 48
      fieldset: PCR
    - name: CFBAR
      description: Layerx Color Frame Buffer Address Register.
      byte_offset: 52
      fieldset: CFBAR
    - name: CFBLR
      description: Layerx Color Frame Buffer Length Register.
      byte_offset: 56
      fieldset: CFBLR
    - name: CFBLNR
      description: Layerx Color Frame Buffer Line Number Register.
      byte_offset: 60
      fieldset: CFBLNR
    - name: AFBA0R
      description: Layer1 Auxiliary Frame Buffer Address 0 Register.
      byte_offset: 64
      fieldset: AFBA0R
    - name: AFBA1R
      description: Layer1 Auxiliary Frame Buffer Address 1 Register.
      byte_offset: 68
      fieldset: AFBA1R
    - name: AFBLR
      description: Layer1 Auxiliary Frame Buffer Length Register.
      byte_offset: 72
      fieldset: AFBLR
    - name: AFBLNR
      description: Layer1 Auxiliary Frame Buffer Line Number Register.
      byte_offset: 76
      fieldset: AFBLNR
    - name: CLUTWR
      description: Layerx Clut Write Register.
      byte_offset: 80
      fieldset: CLUTWR
    - name: CYR0R
      description: Layerx Conversion Ycbcr Rgb 0 Register.
      byte_offset: 108
      fieldset: CYR0R
    - name: CYR1R
      description: Layerx Conversion Ycbcr Rgb 1 Register.
      byte_offset: 112
      fieldset: CYR1R
    - name: FPF0R
      description: Layerx Flexible Pixel Format 0 Register.
      byte_offset: 116
      fieldset: FPF0R
    - name: FPF1R
      description: Layerx Flexible Pixel Format 1 Register.
      byte_offset: 120
      fieldset: FPF1R
block/LTDC:
  description: LCD-TFT Controller
  items:
    - name: SSCR
      description: Ltdc Synchronization Size Configuration Register.
      byte_offset: 8
      fieldset: SSCR
    - name: BPCR
      description: Ltdc Back Porch Configuration Register.
      byte_offset: 12
      fieldset: BPCR
    - name: AWCR
      description: Ltdc Active Width Configuration Register.
      byte_offset: 16
      fieldset: AWCR
    - name: TWCR
      description: Ltdc Total Width Configuration Register.
      byte_offset: 20
      fieldset: TWCR
    - name: GCR
      description: Ltdc Global Control Register.
      byte_offset: 24
      fieldset: GCR
    - name: GC1R
      description: Ltdc Global Configuration 1 Register.
      byte_offset: 28
      fieldset: GC1R
    - name: GC2R
      description: Ltdc Global Configuration 2 Register.
      byte_offset: 32
      fieldset: GC2R
    - name: SRCR
      description: Ltdc Shadow Reload Configuration Register.
      byte_offset: 36
      fieldset: SRCR
    - name: GCCR
      description: Ltdc Gamma Correction Configuration Register.
      byte_offset: 40
      fieldset: GCCR
    - name: BCCR
      description: Ltdc Background Color Configuration Register.
      byte_offset: 44
      fieldset: BCCR
    - name: IER
      description: Ltdc Interrupt Enable Register.
      byte_offset: 52
      fieldset: IER
    - name: ISR
      description: Ltdc Interrupt Status Register.
      byte_offset: 56
      fieldset: ISR
    - name: ICR
      description: Ltdc Interrupt Clear Register.
      byte_offset: 60
      fieldset: ICR
    - name: LIPCR
      description: Line Interrupt Position Configuration Register.
      byte_offset: 64
      fieldset: LIPCR
    - name: CPSR
      description: Ltdc Current Position Status Register.
      byte_offset: 68
      fieldset: CPSR
    - name: CDSR
      description: Ltdc Current Display Status Register.
      byte_offset: 72
      fieldset: CDSR
    - name: EDCR
      description: Ltdc External Display Control Register.
      byte_offset: 96
      fieldset: EDCR
    - name: IER2
      description: Ltdc Interrupt Enable Register 2.
      byte_offset: 100
      fieldset: IER2
    - name: ISR2
      description: Ltdc Interrupt Status Register 2.
      byte_offset: 104
      fieldset: ISR2
    - name: ICR2
      description: Ltdc Interrupt Clear Register 2.
      byte_offset: 108
      fieldset: ICR2
    - name: LIPCR2
      description: Line Interrupt Position Configuration Register 2.
      byte_offset: 112
      fieldset: LIPCR2
    - name: ECRCR
      description: Ltdc Expected Crc Register.
      byte_offset: 120
      fieldset: ECRCR
    - name: CCRCR
      description: Ltdc Computed Crc Register.
      byte_offset: 124
      fieldset: CCRCR
    - name: FUTR
      description: Ltdc Fifo Underrun Threshold Register.
      byte_offset: 144
      fieldset: FUTR
    - name: LAYER
      description: Cluster Layer%S
      array:
        len: 2
        stride: 256
      byte_offset: 256
      block: LAYER
fieldset/AWCR:
  description: Ltdc Active Width Configuration Register.
  fields:
    - name: AAH
      description: Accumulated Active Height (In Units Of Horizontal Scan Line).
      bit_offset: 0
      bit_size: 16
    - name: AAW
      description: Accumulated Active Width (In Units Of Pixel Clock Period).
      bit_offset: 16
      bit_size: 16
fieldset/BCCR:
  description: Ltdc Background Color Configuration Register.
  fields:
    - name: BCBLUE
      description: Background Color Blue Value.
      bit_offset: 0
      bit_size: 8
    - name: BCGREEN
      description: Background Color Green Value.
      bit_offset: 8
      bit_size: 8
    - name: BCRED
      description: Background Color Red Value.
      bit_offset: 16
      bit_size: 8
fieldset/BPCR:
  description: Ltdc Back Porch Configuration Register.
  fields:
    - name: AVBP
      description: Accumulated Vertical Back Porch (In Units Of Horizontal Scan Line).
      bit_offset: 0
      bit_size: 16
    - name: AHBP
      description: Accumulated Horizontal Back Porch (In Units Of Pixel Clock Period).
      bit_offset: 16
      bit_size: 16
fieldset/CCRCR:
  description: Ltdc Computed Crc Register.
  fields:
    - name: CCRC
      description: Computed Crc Of Frame.
      bit_offset: 0
      bit_size: 16
fieldset/CDSR:
  description: Ltdc Current Display Status Register.
  fields:
    - name: VDES
      description: Vertical Data Enable Display Status.
      bit_offset: 0
      bit_size: 1
    - name: HDES
      description: Horizontal Data Enable Display Status.
      bit_offset: 1
      bit_size: 1
    - name: VSYNCS
      description: Vertical Synchronization Display Status.
      bit_offset: 2
      bit_size: 1
    - name: HSYNCS
      description: Horizontal Synchronization Display Status.
      bit_offset: 3
      bit_size: 1
fieldset/CPSR:
  description: Ltdc Current Position Status Register.
  fields:
    - name: CYPOS
      description: Current Y Position.
      bit_offset: 0
      bit_size: 16
    - name: CXPOS
      description: Current X Position.
      bit_offset: 16
      bit_size: 16
fieldset/ECRCR:
  description: Ltdc Expected Crc Register.
  fields:
    - name: ECRC
      description: Expected Crc Of Frame.
      bit_offset: 0
      bit_size: 16
fieldset/EDCR:
  description: Ltdc External Display Control Register.
  fields:
    - name: OCYEN
      description: Output Conversion To Ycbcr 422 Enable.
      bit_offset: 25
      bit_size: 1
    - name: OCYSEL
      description: Output Conversion To Ycbcr 422.
      bit_offset: 26
      bit_size: 1
      enum: OCYSEL
    - name: OCYCO
      description: Output Conversion To Ycbcr 422.
      bit_offset: 27
      bit_size: 1
      enum: OCYCO
fieldset/FUTR:
  description: Ltdc Fifo Underrun Threshold Register.
  fields:
    - name: THRE
      description: Threshold To Trigger A Fifo Underrun Interrupt (Per Fifo Word, 64 Bits).
      bit_offset: 0
      bit_size: 16
fieldset/GC1R:
  description: Ltdc Global Configuration 1 Register.
  fields:
    - name: WBCH
      description: Width Of Blue Channel Output.
      bit_offset: 0
      bit_size: 4
    - name: WGCH
      description: Width Of Green Channel Output.
      bit_offset: 4
      bit_size: 4
    - name: WRCH
      description: Width Of Red Channel Output.
      bit_offset: 8
      bit_size: 4
    - name: PRBA
      description: Precise Blending Ability.
      bit_offset: 12
      bit_size: 1
    - name: DT
      description: Dithering Technique Implemented.
      bit_offset: 14
      bit_size: 2
      enum: DT
    - name: GCT
      description: Gamma Correction Technique Implemented.
      bit_offset: 17
      bit_size: 3
      enum: GCT
    - name: SHRA
      description: Shadow Registers Ability.
      bit_offset: 21
      bit_size: 1
    - name: BCP
      description: Background Color Programmability (Unique Color Blended As Background).
      bit_offset: 22
      bit_size: 1
    - name: BBA
      description: Background Blending Ability.
      bit_offset: 23
      bit_size: 1
    - name: LNIP
      description: 'Line-Irq: Line Position Programmability.'
      bit_offset: 24
      bit_size: 1
    - name: TP
      description: Timing Programmability.
      bit_offset: 25
      bit_size: 1
    - name: SPP
      description: Sync Polarity Programmability.
      bit_offset: 27
      bit_size: 1
    - name: DWP
      description: Dither Width Programmability.
      bit_offset: 28
      bit_size: 1
    - name: STRA
      description: Status Register Ability.
      bit_offset: 29
      bit_size: 1
    - name: CRMA
      description: Configuration Reading Mode Ability.
      bit_offset: 30
      bit_size: 1
    - name: BMA
      description: Blind Mode Ability.
      bit_offset: 31
      bit_size: 1
fieldset/GC2R:
  description: Ltdc Global Configuration 2 Register.
  fields:
    - name: BLA
      description: Background Layer Ability (Pixels Of Background Layer Are Read From Memory).
      bit_offset: 0
      bit_size: 1
    - name: STSA
      description: Slave Timings Synchronization Ability.
      bit_offset: 1
      bit_size: 1
    - name: DVA
      description: Dual-View Ability.
      bit_offset: 2
      bit_size: 1
    - name: DPA
      description: Secondary Rgb Output Port Ability.
      bit_offset: 3
      bit_size: 1
    - name: BW
      description: Bus Width (Log2 Of Number Of Bytes).
      bit_offset: 4
      bit_size: 3
      enum: BW
    - name: EDCA
      description: External Display Control Ability.
      bit_offset: 7
      bit_size: 1
    - name: OCA
      description: Output Conversion Ability (Rgb To Ycbcr).
      bit_offset: 8
      bit_size: 1
    - name: AXIIDA
      description: Axiid Ability.
      bit_offset: 9
      bit_size: 1
    - name: ROTA
      description: Rotation Support Ability.
      bit_offset: 10
      bit_size: 1
    - name: SISA
      description: Second Interrupt Set Ability.
      bit_offset: 11
      bit_size: 1
    - name: SFA
      description: Single Frame Mode Ability.
      bit_offset: 12
      bit_size: 1
    - name: CRCA
      description: Crc Ability.
      bit_offset: 13
      bit_size: 1
      enum: CRCA
    - name: BOA
      description: Blending Order Ability.
      bit_offset: 15
      bit_size: 1
      enum: BOA
fieldset/GCCR:
  description: Ltdc Gamma Correction Configuration Register.
  fields:
    - name: ADDR
      description: Address Of The R,G,B Table Where The Comp Component Is Written.
      bit_offset: 0
      bit_size: 8
    - name: COMP
      description: Color Component To Be Written, In Either (Or All) The R,G,B Tables.
      bit_offset: 8
      bit_size: 8
    - name: BEN
      description: Write Trigger To The Blue Table.
      bit_offset: 16
      bit_size: 1
    - name: GEN
      description: Write Trigger To The Green Table.
      bit_offset: 17
      bit_size: 1
    - name: REN
      description: Write Trigger To The Red Table.
      bit_offset: 18
      bit_size: 1
fieldset/GCR:
  description: Ltdc Global Control Register.
  fields:
    - name: LTDCEN
      description: Ltdc Global Enable.
      bit_offset: 0
      bit_size: 1
    - name: GAMEN
      description: Gamma Correction Enable.
      bit_offset: 1
      bit_size: 1
    - name: DBW
      description: Dither Blue Width.
      bit_offset: 4
      bit_size: 3
    - name: DGW
      description: Dither Green Width.
      bit_offset: 8
      bit_size: 3
    - name: DRW
      description: Dither Red Width.
      bit_offset: 12
      bit_size: 3
    - name: DEN
      description: Dither Enable.
      bit_offset: 16
      bit_size: 1
    - name: CRCEN
      description: Crc Enable.
      bit_offset: 19
      bit_size: 1
    - name: SFEN
      description: 'Single-Frame Mode: Mode Enable.'
      bit_offset: 24
      bit_size: 1
    - name: SFSWTR
      description: 'Single-Frame Mode: Software Trigger.'
      bit_offset: 25
      bit_size: 1
      enum: SFSWTR
    - name: PCPOL
      description: Pixel Clock Polarity.
      bit_offset: 28
      bit_size: 1
      enum: PCPOL
    - name: DEPOL
      description: Blanking (No Data/Pixel) Polarity.
      bit_offset: 29
      bit_size: 1
      enum: DEPOL
    - name: VSPOL
      description: Vertical Synchronization Polarity.
      bit_offset: 30
      bit_size: 1
      enum: VSPOL
    - name: HSPOL
      description: Horizontal Synchronization Polarity.
      bit_offset: 31
      bit_size: 1
      enum: HSPOL
fieldset/ICR:
  description: Ltdc Interrupt Clear Register.
  fields:
    - name: CLIF
      description: Clears The Line Interrupt Flag.
      bit_offset: 0
      bit_size: 1
      enum: CLIF
    - name: CFUWIF
      description: Clears The Fifo Underrun Warning Interrupt Flag.
      bit_offset: 1
      bit_size: 1
      enum: CFUWIF
    - name: CTERRIF
      description: Clears The Transfer Error Interrupt Flag.
      bit_offset: 2
      bit_size: 1
      enum: CTERRIF
    - name: CRRIF
      description: Clears Register Reload Interrupt Flag.
      bit_offset: 3
      bit_size: 1
      enum: CRRIF
    - name: CFUIF
      description: Clears The Fifo Underrun Interrupt Flag.
      bit_offset: 6
      bit_size: 1
      enum: CFUIF
    - name: CCRCIF
      description: Clears The Crc Error Interrupt Flag.
      bit_offset: 7
      bit_size: 1
      enum: CCRCIF
fieldset/ICR2:
  description: Ltdc Interrupt Clear Register 2.
  fields:
    - name: CLIF
      description: Clears The Line Interrupt Flag.
      bit_offset: 0
      bit_size: 1
      enum: CLIF
    - name: CFUWIF
      description: Clears The Fifo Underrun Warning Interrupt Flag.
      bit_offset: 1
      bit_size: 1
      enum: CFUWIF
    - name: CTERRIF
      description: Clears The Transfer Error Interrupt Flag.
      bit_offset: 2
      bit_size: 1
      enum: CTERRIF
    - name: CRRIF
      description: Clears Register Reload Interrupt Flag.
      bit_offset: 3
      bit_size: 1
      enum: CRRIF
    - name: CFUIF
      description: Clears The Fifo Underrun Interrupt Flag.
      bit_offset: 6
      bit_size: 1
      enum: CFUIF
    - name: CCRCIF
      description: Clears The Crc Error Interrupt Flag.
      bit_offset: 7
      bit_size: 1
      enum: CCRCIF
fieldset/IER:
  description: Ltdc Interrupt Enable Register.
  fields:
    - name: LIE
      description: Line Interrupt Enable.
      bit_offset: 0
      bit_size: 1
    - name: FUWIE
      description: Fifo Underrun Warning Interrupt Enable.
      bit_offset: 1
      bit_size: 1
    - name: TERRIE
      description: Transfer Error Interrupt Enable.
      bit_offset: 2
      bit_size: 1
    - name: RRIE
      description: Register Reload Interrupt Enable.
      bit_offset: 3
      bit_size: 1
    - name: FUIE
      description: Fifo Underrun Interrupt Enable.
      bit_offset: 6
      bit_size: 1
    - name: CRCIE
      description: Crc Error Interrupt Enable.
      bit_offset: 7
      bit_size: 1
fieldset/IER2:
  description: Ltdc Interrupt Enable Register 2.
  fields:
    - name: LIE
      description: Line Interrupt Enable.
      bit_offset: 0
      bit_size: 1
    - name: FUWIE
      description: Fifo Underrun Warning Interrupt Enable.
      bit_offset: 1
      bit_size: 1
    - name: TERRIE
      description: Transfer Error Interrupt Enable.
      bit_offset: 2
      bit_size: 1
    - name: RRIE
      description: Register Reload Interrupt Enable.
      bit_offset: 3
      bit_size: 1
    - name: FUIE
      description: Fifo Underrun Interrupt Enable.
      bit_offset: 6
      bit_size: 1
    - name: CRCIE
      description: Crc Error Interrupt Enable.
      bit_offset: 7
      bit_size: 1
fieldset/ISR:
  description: Ltdc Interrupt Status Register.
  fields:
    - name: LIF
      description: Line Interrupt Flag.
      bit_offset: 0
      bit_size: 1
    - name: FUWIF
      description: Fifo Underrun Warning Interrupt Flag.
      bit_offset: 1
      bit_size: 1
    - name: TERRIF
      description: Transfer Error Interrupt Flag.
      bit_offset: 2
      bit_size: 1
    - name: RRIF
      description: Register Reload Interrupt Flag.
      bit_offset: 3
      bit_size: 1
    - name: FUIF
      description: Fifo Underrun Interrupt Flag.
      bit_offset: 6
      bit_size: 1
    - name: CRCIF
      description: Crc Error Interrupt Flag.
      bit_offset: 7
      bit_size: 1
fieldset/ISR2:
  description: Ltdc Interrupt Status Register 2.
  fields:
    - name: LIF
      description: Line Interrupt Flag.
      bit_offset: 0
      bit_size: 1
    - name: FUWIF
      description: Fifo Underrun Warning Interrupt Flag.
      bit_offset: 1
      bit_size: 1
    - name: TERRIF
      description: Transfer Error Interrupt Flag.
      bit_offset: 2
      bit_size: 1
    - name: RRIF
      description: Register Reload Interrupt Flag.
      bit_offset: 3
      bit_size: 1
    - name: FUIF
      description: Fifo Underrun Interrupt Flag.
      bit_offset: 6
      bit_size: 1
    - name: CRCIF
      description: Crc Error Interrupt Flag.
      bit_offset: 7
      bit_size: 1
fieldset/AFBA0R:
  description: Layer1 Auxiliary Frame Buffer Address 0 Register.
  fields:
    - name: AFBADD0
      description: Frame Buffer Start Address.
      bit_offset: 0
      bit_size: 32
fieldset/AFBA1R:
  description: Layer1 Auxiliary Frame Buffer Address 1 Register.
  fields:
    - name: AFBADD1
      description: Auxiliary Frame Buffer Start Address.
      bit_offset: 0
      bit_size: 32
fieldset/AFBLNR:
  description: Layer1 Auxiliary Frame Buffer Line Number Register.
  fields:
    - name: AFBLNBR
      description: Auxiliary Frame Buffer Line Number.
      bit_offset: 0
      bit_size: 16
fieldset/AFBLR:
  description: Layer1 Auxiliary Frame Buffer Length Register.
  fields:
    - name: AFBLL
      description: Auxiliary Frame Buffer Line Length.
      bit_offset: 0
      bit_size: 16
    - name: AFBP
      description: Auxiliary Frame Buffer Pitch In Bytes.
      bit_offset: 16
      bit_size: 16
fieldset/BFCR:
  description: Layerx Blending Factors Configuration Register.
  fields:
    - name: BF2
      description: Blending Factor 2.
      bit_offset: 0
      bit_size: 3
      enum: BF2
    - name: BF1
      description: Blending Factor 1.
      bit_offset: 8
      bit_size: 3
      enum: BF1
    - name: BOR
      description: Blending Order.
      bit_offset: 16
      bit_size: 1
      enum: BOR
fieldset/BLCR:
  description: Layerx Burst Length Configuration Register.
  fields:
    - name: BL
      description: Burst Length.
      bit_offset: 0
      bit_size: 8
      enum: BL
fieldset/C0R:
  description: Layerx Configuration 0 Register.
  fields:
    - name: CKTA
      description: Color Key Transparency Ability.
      bit_offset: 0
      bit_size: 1
    - name: CFBDA
      description: Color Frame Buffer Duplication Ability.
      bit_offset: 1
      bit_size: 1
    - name: CFBPA
      description: Color Frame Buffer Pitch Ability.
      bit_offset: 2
      bit_size: 1
    - name: APA
      description: Alpha Plane Ability.
      bit_offset: 3
      bit_size: 1
    - name: DCP
      description: Default Color Programmability.
      bit_offset: 4
      bit_size: 1
    - name: WINA
      description: Windowing Ability.
      bit_offset: 5
      bit_size: 1
    - name: CLUTA
      description: Clut Ability.
      bit_offset: 6
      bit_size: 1
    - name: CKRA
      description: Color Key Replace Ability.
      bit_offset: 7
      bit_size: 1
    - name: F21
      description: 'Blending Factor 2, Ability For: 1.0.'
      bit_offset: 8
      bit_size: 1
    - name: F20
      description: 'Blending Factor 2, Ability For: 0.0.'
      bit_offset: 9
      bit_size: 1
    - name: F2P
      description: 'Blending Factor 2, Ability For: Pixel_Alpha.'
      bit_offset: 10
      bit_size: 1
    - name: F21P
      description: 'Blending Factor 2, Ability For: 1.0 - Pixel_Alpha.'
      bit_offset: 11
      bit_size: 1
    - name: F2C
      description: 'Blending Factor 2, Ability For: Constant_Alpha.'
      bit_offset: 12
      bit_size: 1
    - name: F21C
      description: 'Blending Factor 2, Ability For: 1.0 - Constant_Alpha.'
      bit_offset: 13
      bit_size: 1
    - name: F2PC
      description: 'Blending Factor 2, Ability For: Pixel_Alpha * Constant_Alpha.'
      bit_offset: 14
      bit_size: 1
    - name: F21PC
      description: 'Blending Factor 2, Ability For: 1.0 - (Pixel_Alpha * Constant_Alpha).'
      bit_offset: 15
      bit_size: 1
    - name: F11
      description: 'Blending Factor 1, Ability For: 1.0.'
      bit_offset: 16
      bit_size: 1
    - name: F10
      description: 'Blending Factor 1,Ability For: 0.0.'
      bit_offset: 17
      bit_size: 1
    - name: F1P
      description: 'Blending Factor 1, Ability For: Pixel_Alpha.'
      bit_offset: 18
      bit_size: 1
    - name: F11P
      description: 'Blending Factor 1, Ability For: 1.0 - Pixel_Alpha.'
      bit_offset: 19
      bit_size: 1
    - name: F1C
      description: 'Blending Factor 1, Ability For: Constant_Alpha.'
      bit_offset: 20
      bit_size: 1
    - name: F11C
      description: 'Blending Factor 1, Ability For: 1.0 - Constant_Alpha.'
      bit_offset: 21
      bit_size: 1
    - name: F1PC
      description: 'Blending Factor 1, Ability For: Pixel_Alpha * Constant_Alpha.'
      bit_offset: 22
      bit_size: 1
    - name: F11PC
      description: 'Blending Factor 1, Ability For: 1.0 - (Pixel_Alpha * Constant_Alpha).'
      bit_offset: 23
      bit_size: 1
    - name: FF
      description: Flexible Pixel Format, Ability.
      bit_offset: 24
      bit_size: 1
    - name: RGB888
      description: Pixel Format, Ability For Rgb888.
      bit_offset: 25
      bit_size: 1
    - name: BGR565
      description: Pixel Format, Ability For Bgr565.
      bit_offset: 26
      bit_size: 1
    - name: RGB565
      description: Pixel Format, Ability For Rgb565.
      bit_offset: 27
      bit_size: 1
    - name: BGRA888
      description: Pixel Format, Ability For Bgra8888.
      bit_offset: 28
      bit_size: 1
    - name: RGBA8888
      description: Pixel Format, Ability For Rgba8888.
      bit_offset: 29
      bit_size: 1
    - name: ABGR8888
      description: Pixel Format, Ability For Abgr8888.
      bit_offset: 30
      bit_size: 1
    - name: ARGB8888
      description: Pixel Format, Ability For Argb8888.
      bit_offset: 31
      bit_size: 1
fieldset/C1R:
  description: Layerx Configuration 1 Register.
  fields:
    - name: YIA
      description: Ycbcr 422 Interleaved Ability For That Layer.
      bit_offset: 0
      bit_size: 1
    - name: YSPA
      description: Ycbcr 420 Semi-Planar Ability For That Layer.
      bit_offset: 1
      bit_size: 1
    - name: YFPA
      description: Ycbcr 420 Full-Planar Ability For That Layer.
      bit_offset: 2
      bit_size: 1
    - name: SCA
      description: Scaling Ability For That Layer.
      bit_offset: 31
      bit_size: 1
fieldset/CACR:
  description: Layerx Constant Alpha Configuration Register.
  fields:
    - name: CONSTA
      description: Constant Alpha.
      bit_offset: 0
      bit_size: 8
fieldset/CFBAR:
  description: Layerx Color Frame Buffer Address Register.
  fields:
    - name: CFBADD
      description: Color Frame Buffer Start Address.
      bit_offset: 0
      bit_size: 32
fieldset/CFBLNR:
  description: Layerx Color Frame Buffer Line Number Register.
  fields:
    - name: CFBLNBR
      description: Frame Buffer Line Number.
      bit_offset: 0
      bit_size: 16
fieldset/CFBLR:
  description: Layerx Color Frame Buffer Length Register.
  fields:
    - name: CFBLL
      description: Color Frame Buffer Line Length.
      bit_offset: 0
      bit_size: 16
    - name: CFBP
      description: Color Frame Buffer Pitch In Bytes.
      bit_offset: 16
      bit_size: 16
fieldset/CKCR:
  description: Layerx Color Keying Configuration Register.
  fields:
    - name: CKBLUE
      description: Color Key Blue Value.
      bit_offset: 0
      bit_size: 8
    - name: CKGREEN
      description: Color Key Green Value.
      bit_offset: 8
      bit_size: 8
    - name: CKRED
      description: Color Key Red Value.
      bit_offset: 16
      bit_size: 8
fieldset/CLUTWR:
  description: Layerx Clut Write Register.
  fields:
    - name: BLUE
      description: Blue Value.
      bit_offset: 0
      bit_size: 8
    - name: GREEN
      description: Green Value.
      bit_offset: 8
      bit_size: 8
    - name: RED
      description: Red Value.
      bit_offset: 16
      bit_size: 8
    - name: CLUTADD
      description: Clut Address.
      bit_offset: 24
      bit_size: 8
fieldset/CR:
  description: Layerx Control Register.
  fields:
    - name: LEN
      description: Layer Enable.
      bit_offset: 0
      bit_size: 1
    - name: CKEN
      description: Color Keying Enable.
      bit_offset: 1
      bit_size: 1
    - name: CLUTEN
      description: Color Look-Up Table Enable.
      bit_offset: 4
      bit_size: 1
    - name: HMEN
      description: Horizontal Mirroring Enable.
      bit_offset: 8
      bit_size: 1
    - name: DCBEN
      description: Default Color Blending Enable.
      bit_offset: 9
      bit_size: 1
fieldset/CYR0R:
  description: Layerx Conversion Ycbcr Rgb 0 Register.
  fields:
    - name: CR2R
      description: Cr-To-Red Coefficient, With Bits 9:8 As Positive Integer And 7:0 As Decimals.
      bit_offset: 0
      bit_size: 10
    - name: CB2B
      description: Cb-To-Blue Coefficient, With Bits 9:8 As Positive Integer And 7:0 As Decimals.
      bit_offset: 16
      bit_size: 10
fieldset/CYR1R:
  description: Layerx Conversion Ycbcr Rgb 1 Register.
  fields:
    - name: CR2G
      description: Cr-To-Green Coefficient, With Bits 9:8 As Positive Integer And 7:0 As Decimals.
      bit_offset: 0
      bit_size: 10
    - name: CB2G
      description: Cb-To-Green Coefficient, With Bits 9:8 As Positive Integer And 7:0 As Decimals.
      bit_offset: 16
      bit_size: 10
fieldset/DCCR:
  description: Layerx Default Color Configuration Register.
  fields:
    - name: DCBLUE
      description: Default Color Blue.
      bit_offset: 0
      bit_size: 8
    - name: DCGREEN
      description: Default Color Green.
      bit_offset: 8
      bit_size: 8
    - name: DCRED
      description: Default Color Red.
      bit_offset: 16
      bit_size: 8
    - name: DCALPHA
      description: Default Color Alpha.
      bit_offset: 24
      bit_size: 8
fieldset/FPF0R:
  description: Layerx Flexible Pixel Format 0 Register.
  fields:
    - name: APOS
      description: Location Of The Alpha Component Inside The Pixel Memory Word (In Bits).
      bit_offset: 0
      bit_size: 5
    - name: ALEN
      description: Width Of The Alpha Component (In Bits).
      bit_offset: 5
      bit_size: 4
    - name: RPOS
      description: Location Of The Red Component Inside The Pixel Memory Word (In Bits).
      bit_offset: 9
      bit_size: 5
    - name: RLEN
      description: Width Of The Red Component (In Bits).
      bit_offset: 14
      bit_size: 4
fieldset/FPF1R:
  description: Layerx Flexible Pixel Format 1 Register.
  fields:
    - name: GPOS
      description: Location Of The Green Component Inside The Pixel Memory Word (In Bits).
      bit_offset: 0
      bit_size: 5
    - name: GLEN
      description: Width Of The Green Component (In Bits).
      bit_offset: 5
      bit_size: 4
    - name: BPOS
      description: Location Of The Blue Component Inside The Pixel Memory Word (In Bits).
      bit_offset: 9
      bit_size: 5
    - name: BLEN
      description: Width Of The Blue Component (In Bits).
      bit_offset: 14
      bit_size: 4
    - name: PSIZE
      description: Pixel Size (In Bytes).
      bit_offset: 18
      bit_size: 3
fieldset/PCR:
  description: Layerx Planar Configuration Register.
  fields:
    - name: YCEN
      description: Ycbcr-To-Rgb Conversion Enable.
      bit_offset: 3
      bit_size: 1
    - name: YCM
      description: Ycbcr Conversion Mode.
      bit_offset: 4
      bit_size: 2
      enum: YCM
    - name: YF
      description: Y Component First.
      bit_offset: 6
      bit_size: 1
    - name: CBF
      description: Cb Component First.
      bit_offset: 7
      bit_size: 1
    - name: OF
      description: Odd Pixel First.
      bit_offset: 8
      bit_size: 1
    - name: YREN
      description: Y Rescale Enable For The Color Dynamic Range.
      bit_offset: 9
      bit_size: 1
fieldset/PFCR:
  description: Layerx Pixel Format Configuration Register.
  fields:
    - name: PF
      description: Pixel Format.
      bit_offset: 0
      bit_size: 3
      enum: PF
fieldset/RCR:
  description: Layerx Reload Control Register.
  fields:
    - name: IMR
      description: Immediate Reload Trigger.
      bit_offset: 0
      bit_size: 1
      enum: IMR
    - name: VBR
      description: Vertical Blanking Reload Request.
      bit_offset: 1
      bit_size: 1
      enum: VBR
    - name: GRMSK
      description: Shadow Reload Control, Global (Centralized) Reload Masked.
      bit_offset: 2
      bit_size: 1
      enum: GRMSK
fieldset/WHPCR:
  description: Layerx Window Horizontal Position Configuration Register.
  fields:
    - name: WHSTPOS
      description: Window Horizontal Start Position.
      bit_offset: 0
      bit_size: 16
    - name: WHSPPOS
      description: Window Horizontal Stop Position.
      bit_offset: 16
      bit_size: 16
fieldset/WVPCR:
  description: Layerx Window Vertical Position Configuration Register.
  fields:
    - name: WVSTPOS
      description: Window Vertical Start Position.
      bit_offset: 0
      bit_size: 16
    - name: WVSPPOS
      description: Window Vertical Stop Position.
      bit_offset: 16
      bit_size: 16
fieldset/LIPCR:
  description: Line Interrupt Position Configuration Register.
  fields:
    - name: LIPOS
      description: Line Interrupt Position.
      bit_offset: 0
      bit_size: 16
fieldset/LIPCR2:
  description: Line Interrupt Position Configuration Register 2.
  fields:
    - name: LIPOS
      description: Line Interrupt Position.
      bit_offset: 0
      bit_size: 16
fieldset/SRCR:
  description: Ltdc Shadow Reload Configuration Register.
  fields:
    - name: IMR
      description: Immediate Reload Trigger.
      bit_offset: 0
      bit_size: 1
      enum: IMR
    - name: VBR
      description: Vertical Blanking Reload Request.
      bit_offset: 1
      bit_size: 1
      enum: VBR
fieldset/SSCR:
  description: Ltdc Synchronization Size Configuration Register.
  fields:
    - name: VSH
      description: Vertical Synchronization Height (In Units Of Horizontal Scan Line).
      bit_offset: 0
      bit_size: 16
    - name: HSW
      description: Horizontal Synchronization Width (In Units Of Pixel Clock Period).
      bit_offset: 16
      bit_size: 16
fieldset/TWCR:
  description: Ltdc Total Width Configuration Register.
  fields:
    - name: TOTALH
      description: Total Height (In Units Of Horizontal Scan Line).
      bit_offset: 0
      bit_size: 16
    - name: TOTALW
      description: Total Width (In Units Of Pixel Clock Period).
      bit_offset: 16
      bit_size: 16
enum/BOA:
  bit_size: 1
  variants:
    - name: Fixed
      description: Blending Order Fixed.
      value: 0
    - name: Configurable
      description: Blending Order Configurable.
      value: 1
enum/BW:
  bit_size: 3
  variants:
    - name: Bus32
      description: 32-Bit Bus.
      value: 2
    - name: Bus64
      description: 64-Bit Bus.
      value: 3
    - name: Bus128
      description: 128-Bit Bus.
      value: 4
enum/CRCA:
  bit_size: 1
  variants:
    - name: NotAvailable
      description: Crc No Computation Available.
      value: 0
    - name: Available
      description: Crc Computation Available.
      value: 1
enum/DEPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: Blanking (No Data/Pixel) Polarity Is Active Low.
      value: 0
    - name: ActiveHigh
      description: Blanking (No Data/Pixel) Polarity Is Active High.
      value: 1
enum/DT:
  bit_size: 2
  variants:
    - name: NoDithering
      description: No Dithering.
      value: 0
    - name: Ordered
      description: Ordered 4X4 Bayer.
      value: 1
    - name: PseudoRandom
      description: Pseudo-Random Lfsr.
      value: 3
enum/GCT:
  bit_size: 3
  variants:
    - name: NoGamma
      description: No Gamma.
      value: 0
    - name: GammaSamples
      description: Gamma With 256 Samples.
      value: 1
    - name: GammaInterpolated
      description: Gamma With 8 Interpolated Segments.
      value: 2
enum/HSPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: Horizontal Synchronization Polarity Is Active Low.
      value: 0
    - name: ActiveHigh
      description: Horizontal Synchronization Polarity Is Active High.
      value: 1
enum/BF1:
  bit_size: 3
  variants:
    - name: ConstantAlpha
      description: constant alpha.
      value: 4
    - name: PixelAlpha
      description: pixel alpha x constant alpha.
      value: 6
enum/BF2:
  bit_size: 3
  variants:
    - name: ConstantAlpha
      description: 1 - constant alpha.
      value: 5
    - name: PixelAlpha
      description: 1 - (pixel alpha x constant alpha).
      value: 7
enum/BOR:
  bit_size: 1
  variants:
    - name: Background
      description: layer set in background.
      value: 0
    - name: Foreground
      description: layer set in foreground.
      value: 1
enum/BL:
  bit_size: 8
  variants:
    - name: Maximum
      description: maximum burst length (16 words 64 bits, thus 128 Bytes).
      value: 0
    - name: Word1
      description: 1 word (of 64 bits) per burst.
      value: 1
    - name: Word16
      description: 16 words (of 64 bits) per burst.
      value: 16
enum/YCM:
  bit_size: 2
  variants:
    - name: Interleaved
      description: interleaved 422 (Cb and Cr component are replicated horizontally for pixels P and P+1).
      value: 0
    - name: SemiPlanar
      description: 'semi-Planar 420: (Cb and Cr component are replicated horizontally and vertically.The layer main configuration defines the access to the Y buffer, and auxiliary registers define the access to the Cb and Cr buffers).'
      value: 1
    - name: FullPlanar
      description: 'full-Planar 420: (Cb and Cr component are replicated horizontally and vertically. The layer main configuration defines the access to the Y buffer, and auxiliary registers define the access to the Cb and Cr buffers).'
      value: 2
enum/PF:
  bit_size: 3
  variants:
    - name: ARGB8888
      description: ARGB8888 (32 bpp).
      value: 0
    - name: ABGR888
      description: ABGR888 (32 bpp).
      value: 1
    - name: RGBA888
      description: RGBA888 (32 bpp).
      value: 2
    - name: BGRA8888
      description: BGRA8888 (32 bpp).
      value: 3
    - name: RGB565
      description: RGB565 (16 bpp, A = 255).
      value: 4
    - name: BGR565
      description: BGR565 (16 bpp, A = 255).
      value: 5
    - name: RGB888
      description: RGB888 (24 bpp packed, A = 255).
      value: 6
    - name: Flexible
      description: Flexible pixel format selected (see Section 38.7.50 and Section 38.7.51).
      value: 7
enum/GRMSK:
  bit_size: 1
  variants:
    - name: Active
      description: global reload active for this layer (control from LTDC_SRCR enabled).
      value: 0
    - name: Masked
      description: global reload masked for this layer (control from LTDC_SRCR disabled).
      value: 1
enum/CCRCIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Crcif Flag In Isrx.
      value: 1
enum/CFUIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Fuif Flag In Isrx
      value: 1
enum/CFUWIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Fuwif Flag In Isrx.
      value: 1
enum/CLIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Lif Flag In Isrx.
      value: 1
enum/CRRIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Rrif Flag In Isrx.
      value: 1
enum/CTERRIF:
  bit_size: 1
  variants:
    - name: Clear
      description: Clears The Terrif Flag In Isrx.
      value: 1
enum/IMR:
  bit_size: 1
  variants:
    - name: Reload
      description: The Shadow Registers Are Reloaded Immediately.
      value: 1
enum/VBR:
  bit_size: 1
  variants:
    - name: Reload
      description: The Shadow Registers Are Reloaded During The Vertical Blanking Period (At The Beginning Of The First Line After The Active Display Area).
      value: 1
enum/OCYCO:
  bit_size: 1
  variants:
    - name: CbFirst
      description: Cb Is Output First (Y0Cb, Then Y1Cr, Y2Cb And So On).
      value: 0
    - name: CrFirst
      description: Cr Is Output First (Y0Cr, Then Y1Cb, Y2Cr And So On).
      value: 1
enum/OCYSEL:
  bit_size: 1
  variants:
    - name: Bt601
      description: Use Itu-R Bt.601 Set (For Typically Sdtv Analog-Like Displays).
      value: 0
    - name: Bt709
      description: Use Itu-R Bt.709 Set (For Typically Hdtv Digital-Like Displays).
      value: 1
enum/PCPOL:
  bit_size: 1
  variants:
    - name: RisingEdge
      description: The Pixel And Sync Data Are Generated At The Rising-Edge Of The Output Lcd_Clk Clock.
      value: 0
    - name: FallingEdge
      description: The Pixel And Sync Data Are Generated At The Falling-Edge Of The Output Lcd_Clk Clock.
      value: 1
enum/SFSWTR:
  bit_size: 1
  variants:
    - name: NoAction
      description: No Action.
      value: 0
    - name: OneFrame
      description: Triggers One Frame.
      value: 1
enum/VSPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: Vertical Synchronization Is Active Low.
      value: 0
    - name: ActiveHigh
      description: Vertical Synchronization Is Active High.
      value: 1
