//[File]            : bn0_wf_int_wakeup_top.h
//[Revision time]   : Fri Sep 25 23:46:08 2020
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2020 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_WF_INT_WAKEUP_TOP_REGS_H__
#define __BN0_WF_INT_WAKEUP_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     BN0_WF_INT_WAKEUP_TOP CR Definitions                     
//
//****************************************************************************

#define BN0_WF_INT_WAKEUP_TOP_BASE                             0x820EC000

#define BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x000) // C000
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x004) // C004
#define BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x008) // C008
#define BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x00C) // C00C
#define BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x010) // C010
#define BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x018) // C018
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x01C) // C01C
#define BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x020) // C020
#define BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x024) // C024
#define BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x028) // C028
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x02C) // C02C
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x030) // C030
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x034) // C034
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x038) // C038
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x03C) // C03C
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x044) // C044
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x048) // C048
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x04C) // C04C
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x050) // C050
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR                     (BN0_WF_INT_WAKEUP_TOP_BASE + 0x054) // C054
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ADDR                 (BN0_WF_INT_WAKEUP_TOP_BASE + 0x05C) // C05C
#define BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x060) // C060
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x064) // C064
#define BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x068) // C068
#define BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x06C) // C06C
#define BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x070) // C070
#define BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x078) // C078
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x07C) // C07C
#define BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x080) // C080
#define BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x084) // C084
#define BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x088) // C088
#define BN0_WF_INT_WAKEUP_TOP_HCTLR_ADDR                       (BN0_WF_INT_WAKEUP_TOP_BASE + 0x08C) // C08C
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x090) // C090
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x094) // C094
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x098) // C098
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x09C) // C09C
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0A0) // C0A0
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0A8) // C0A8
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0AC) // C0AC
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0B0) // C0B0
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR                      (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0B4) // C0B4
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR                     (BN0_WF_INT_WAKEUP_TOP_BASE + 0x0B8) // C0B8




/* =====================================================================================

  ---WISR0 (0x820EC000 + 0x000)---

    RESERVED0[3..0]              - (RO) Reserved bits
    TSF2_MAX_DRIFT[4]            - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF3_MAX_DRIFT[5]            - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TRAP2_INT[6]                 - (W1C) TRAP2_INT
    TRAP3_INT[7]                 - (W1C) TRAP3_INT
    RESERVED8[8]                 - (RO) Reserved bits
    TTTT0[9]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 0 time matches TSF 0 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    WF0_PRE_RX_DONE[10]          - (W1C) This interrupt status reflects whether there is any RX packet stored in MAC DBUF. It is read only by firmware. Its purpose is to generate an interrupt to MCUSYS to make sure MCUSYS clock is turned on so that there is AHB clock to allow DMA to  move RX packet into SYSRAM. When firmware is waken up by this interrupt status, it should turn off this interrupt IER and make sure the MCUSYS clock is selected appropriately (>= 80MHz). When firmware decides to enter sleep mode, it must turn on this interrupt IER before entering sleep.
    WF0_BEACON_T_OK[11]          - (W1C) This bit will be generated whenever a beacon is transmitted. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED12[12]               - (RO) Reserved bits
    MEASUREMENT_DONE[13]         - (W1C) When the request measurement for MMCR0.BSS_Request,_MMCR0.IPI_Histogram_Request MMCR0.RPI_Histogram_Request, MMCR0.CCA_Request, MMCR0.radar_Request, or MMCR0.BBRXSTS_Request is completed in WiFi_ON state, this bit will be asserted. This interrupt will be generated at the measurement completed time. More details can be found in MMCR0. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    QUIET0_DONE[14]              - (W1C) End of quiet interval
                                     This interrupt will be generated at the quiet period completed time. There are two kinds of scheme to generate this interrupt in WIFI_ON state; more details can be found in QCCR0. Software driver should allow using scheme A or B only to enter sleep state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETTTT0[15]                 - (W1C) PreTTTT 0 interrupt
                                     This interrupt will be generated before TTTT0 event for TSTR.PreTTTT_interval period.
    T0_TIME[16]                  - (W1C) Same as T0_Time
    T1_TIME[17]                  - (W1C) Same as T0_Time
    T2_TIME[18]                  - (W1C) Same as T0_Time
    T3_TIME[19]                  - (W1C) Same as T0_Time
    T8_TIME[20]                  - (W1C) Same as T0_Time
    TBTT0[21]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 0 time matches TSF 0 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT0[22]                 - (W1C) PreTBTT 0 interrupt
                                     This interrupt will be generated before TBTT0 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT0[23]             - (W1C) When asserted, this indicates that a beacon frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT0[24]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF0_MAX_DRIFT[25]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 0 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF1_MAX_DRIFT[26]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    SP_END[27]                   - (W1C) If MPTCR.SP_END_CHK_EN is asserted, this interrupt will be generated whenever the combination of BMC_SP and BEACON_SP service period state is transiting from HIGH to LOW. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED28[28]               - (RO) Reserved bits
    BTIM_TIMEOUT0[29]            - (W1C) When asserted, this indicates that a BTIM frame from BSSID0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    WF0_ABNORMAL_INT[30]         - (W1C) WF0_Abnormal interrupt
                                     Abnormal events:
                                     1. TX data is underrun.
                                     2. Back-off number reload fails. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT0[31]        - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_BMC_TIMEOUT0_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_BMC_TIMEOUT0_MASK     0x80000000                // BTIM_BMC_TIMEOUT0[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_BMC_TIMEOUT0_SHFT     31
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_ABNORMAL_INT_ADDR      BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_ABNORMAL_INT_MASK      0x40000000                // WF0_ABNORMAL_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_ABNORMAL_INT_SHFT      30
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_TIMEOUT0_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_TIMEOUT0_MASK         0x20000000                // BTIM_TIMEOUT0[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BTIM_TIMEOUT0_SHFT         29
#define BN0_WF_INT_WAKEUP_TOP_WISR0_SP_END_ADDR                BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_SP_END_MASK                0x08000000                // SP_END[27]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_SP_END_SHFT                27
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF1_MAX_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF1_MAX_DRIFT_MASK        0x04000000                // TSF1_MAX_DRIFT[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF1_MAX_DRIFT_SHFT        26
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF0_MAX_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF0_MAX_DRIFT_MASK        0x02000000                // TSF0_MAX_DRIFT[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF0_MAX_DRIFT_SHFT        25
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BMC_TIMEOUT0_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BMC_TIMEOUT0_MASK          0x01000000                // BMC_TIMEOUT0[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BMC_TIMEOUT0_SHFT          24
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BCN_TIMEOUT0_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BCN_TIMEOUT0_MASK          0x00800000                // BCN_TIMEOUT0[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_BCN_TIMEOUT0_SHFT          23
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETBTT0_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETBTT0_MASK              0x00400000                // PRETBTT0[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETBTT0_SHFT              22
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TBTT0_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TBTT0_MASK                 0x00200000                // TBTT0[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TBTT0_SHFT                 21
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T8_TIME_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T8_TIME_MASK               0x00100000                // T8_TIME[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T8_TIME_SHFT               20
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T3_TIME_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T3_TIME_MASK               0x00080000                // T3_TIME[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T3_TIME_SHFT               19
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T2_TIME_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T2_TIME_MASK               0x00040000                // T2_TIME[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T2_TIME_SHFT               18
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T1_TIME_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T1_TIME_MASK               0x00020000                // T1_TIME[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T1_TIME_SHFT               17
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T0_TIME_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T0_TIME_MASK               0x00010000                // T0_TIME[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_T0_TIME_SHFT               16
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETTTT0_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETTTT0_MASK              0x00008000                // PRETTTT0[15]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_PRETTTT0_SHFT              15
#define BN0_WF_INT_WAKEUP_TOP_WISR0_QUIET0_DONE_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_QUIET0_DONE_MASK           0x00004000                // QUIET0_DONE[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_QUIET0_DONE_SHFT           14
#define BN0_WF_INT_WAKEUP_TOP_WISR0_MEASUREMENT_DONE_ADDR      BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_MEASUREMENT_DONE_MASK      0x00002000                // MEASUREMENT_DONE[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_MEASUREMENT_DONE_SHFT      13
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_BEACON_T_OK_ADDR       BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_BEACON_T_OK_MASK       0x00000800                // WF0_BEACON_T_OK[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_BEACON_T_OK_SHFT       11
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_PRE_RX_DONE_ADDR       BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_PRE_RX_DONE_MASK       0x00000400                // WF0_PRE_RX_DONE[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_WF0_PRE_RX_DONE_SHFT       10
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TTTT0_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TTTT0_MASK                 0x00000200                // TTTT0[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TTTT0_SHFT                 9
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP3_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP3_INT_MASK             0x00000080                // TRAP3_INT[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP3_INT_SHFT             7
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP2_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP2_INT_MASK             0x00000040                // TRAP2_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TRAP2_INT_SHFT             6
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF3_MAX_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF3_MAX_DRIFT_MASK        0x00000020                // TSF3_MAX_DRIFT[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF3_MAX_DRIFT_SHFT        5
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF2_MAX_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF2_MAX_DRIFT_MASK        0x00000010                // TSF2_MAX_DRIFT[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR0_TSF2_MAX_DRIFT_SHFT        4

/* =====================================================================================

  ---WISR1 (0x820EC000 + 0x004)---

    TTTT1[0]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 1 time matches TSF 1 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED1[2..1]              - (RO) Reserved bits
    RCPI_INT[3]                  - (W1C) This interrupt will be generated when RR.Moving_average_enable is asserted and the averaged RCPI value is smaller than the threshold in RR.RCPI_low_threshold or the averaged RCPI value is bigger than the threshold in RR.RCPI_high_threshold 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RMAC0_PHYRX_ERR_INT[4]       - (W1C) RMAC Phy Rx error interrupt
    RMAC0_TMR_NDP_TOA_INT[5]     - (W1C) RMAC TMR NDP TOA interrupt
    WF_FTIMER_INT[6]             - (W1C) Used for INT generated from 36-bit free timer matching target value (WNM sleep usage)
    MACON_NO_DEFINE[7]           - (W1C) Register accesses non-defined space in MACON domain module.
    TBTT1[8]                     - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 1 time matches TSF 1 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT1[9]                  - (W1C) PreTBTT 1 interrupt
                                     This interrupt will be generated before TBTT1 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT1[10]             - (W1C) When asserted, this indicates that a beacon frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT1[11]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    ARB0_RW_ENTER_PROTECT[12]    - (W1C) ARB0_RW_ENTER_PROTECT
    ARB0_RW_EXIT_PROTECT[13]     - (W1C) ARB0_RW_EXIT_PROTECT
    PRETTTT1[14]                 - (W1C) PreTTTT 1 interrupt
                                     This interrupt will be generated before TTTT1 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT1[15]            - (W1C) When asserted, this indicates that a BTIM frame from BSSID1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT1[16]        - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TXBF0_PFCMD_DONE_INT[17]     - (W1C) TXBF0_PFCMD_DONE_INT
    TRAP0_INT[18]                - (W1C) TRAP0_INT
    LP0_LGRX_BCN_EXIT_INT0[19]   - (W1C) When asserted, this indicates that Low Gain BCN RX mode has left and enter normal gain mode. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    LP_NDPA0_TOUT_INT[20]        - (W1C) When asserted, this indicates that NDPA0 SP timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TBTT2[21]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 2 time matches TSF 2 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT2[22]                 - (W1C) PreTBTT 2 interrupt
                                     This interrupt will be generated before TBTT2 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT2[23]             - (W1C) When asserted, this indicates that a beacon frame from BSSID2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT2[24]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    ARB0_COTX_RW_ENTER_PROTECT[25] - (W1C) ARB0_RW_ENTER_PROTECT
    ARB0_COTX_RW_EXIT_PROTECT[26] - (W1C) ARB0_RW_EXIT_PROTECT
    RESERVED27[27]               - (RO) Reserved bits
    WTBLON_SEARCH_MISS_INT[28]   - (W1C) WTBLON_SEARCH_MISS_INT
    WTBLON_TXCNT_OVERFLOW_INT[29] - (W1C) WTBLON_TXCNT_OVERFLOW_INT
    WTBLON_ADMCNT_OVERFLOW_INT[30] - (W1C) WTBLON_ADMCNT_OVERFLOW_INT
    WTBLON_RATE_CHANGE_INT[31]   - (W1C) WTBLON_RATE_CHANGE_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_RATE_CHANGE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_RATE_CHANGE_INT_MASK 0x80000000                // WTBLON_RATE_CHANGE_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_RATE_CHANGE_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_ADMCNT_OVERFLOW_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_ADMCNT_OVERFLOW_INT_MASK 0x40000000                // WTBLON_ADMCNT_OVERFLOW_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_ADMCNT_OVERFLOW_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_TXCNT_OVERFLOW_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_TXCNT_OVERFLOW_INT_MASK 0x20000000                // WTBLON_TXCNT_OVERFLOW_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_TXCNT_OVERFLOW_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_SEARCH_MISS_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_SEARCH_MISS_INT_MASK 0x10000000                // WTBLON_SEARCH_MISS_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WTBLON_SEARCH_MISS_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_EXIT_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_EXIT_PROTECT_MASK 0x04000000                // ARB0_COTX_RW_EXIT_PROTECT[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_EXIT_PROTECT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_ENTER_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_ENTER_PROTECT_MASK 0x02000000                // ARB0_COTX_RW_ENTER_PROTECT[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_COTX_RW_ENTER_PROTECT_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT2_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT2_MASK          0x01000000                // BMC_TIMEOUT2[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT2_SHFT          24
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT2_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT2_MASK          0x00800000                // BCN_TIMEOUT2[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT2_SHFT          23
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT2_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT2_MASK              0x00400000                // PRETBTT2[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT2_SHFT              22
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT2_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT2_MASK                 0x00200000                // TBTT2[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT2_SHFT                 21
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP_NDPA0_TOUT_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP_NDPA0_TOUT_INT_MASK     0x00100000                // LP_NDPA0_TOUT_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP_NDPA0_TOUT_INT_SHFT     20
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP0_LGRX_BCN_EXIT_INT0_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP0_LGRX_BCN_EXIT_INT0_MASK 0x00080000                // LP0_LGRX_BCN_EXIT_INT0[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_LP0_LGRX_BCN_EXIT_INT0_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TRAP0_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TRAP0_INT_MASK             0x00040000                // TRAP0_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TRAP0_INT_SHFT             18
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TXBF0_PFCMD_DONE_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TXBF0_PFCMD_DONE_INT_MASK  0x00020000                // TXBF0_PFCMD_DONE_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TXBF0_PFCMD_DONE_INT_SHFT  17
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_BMC_TIMEOUT1_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_BMC_TIMEOUT1_MASK     0x00010000                // BTIM_BMC_TIMEOUT1[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_BMC_TIMEOUT1_SHFT     16
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_TIMEOUT1_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_TIMEOUT1_MASK         0x00008000                // BTIM_TIMEOUT1[15]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BTIM_TIMEOUT1_SHFT         15
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETTTT1_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETTTT1_MASK              0x00004000                // PRETTTT1[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETTTT1_SHFT              14
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_EXIT_PROTECT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_EXIT_PROTECT_MASK  0x00002000                // ARB0_RW_EXIT_PROTECT[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_EXIT_PROTECT_SHFT  13
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_ENTER_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_ENTER_PROTECT_MASK 0x00001000                // ARB0_RW_ENTER_PROTECT[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_ARB0_RW_ENTER_PROTECT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT1_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT1_MASK          0x00000800                // BMC_TIMEOUT1[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BMC_TIMEOUT1_SHFT          11
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT1_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT1_MASK          0x00000400                // BCN_TIMEOUT1[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_BCN_TIMEOUT1_SHFT          10
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT1_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT1_MASK              0x00000200                // PRETBTT1[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_PRETBTT1_SHFT              9
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT1_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT1_MASK                 0x00000100                // TBTT1[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TBTT1_SHFT                 8
#define BN0_WF_INT_WAKEUP_TOP_WISR1_MACON_NO_DEFINE_ADDR       BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_MACON_NO_DEFINE_MASK       0x00000080                // MACON_NO_DEFINE[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_MACON_NO_DEFINE_SHFT       7
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WF_FTIMER_INT_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WF_FTIMER_INT_MASK         0x00000040                // WF_FTIMER_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_WF_FTIMER_INT_SHFT         6
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_TMR_NDP_TOA_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_TMR_NDP_TOA_INT_MASK 0x00000020                // RMAC0_TMR_NDP_TOA_INT[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_TMR_NDP_TOA_INT_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_PHYRX_ERR_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_PHYRX_ERR_INT_MASK   0x00000010                // RMAC0_PHYRX_ERR_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RMAC0_PHYRX_ERR_INT_SHFT   4
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RCPI_INT_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RCPI_INT_MASK              0x00000008                // RCPI_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_RCPI_INT_SHFT              3
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TTTT1_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TTTT1_MASK                 0x00000001                // TTTT1[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR1_TTTT1_SHFT                 0

/* =====================================================================================

  ---WISR2 (0x820EC000 + 0x008)---

    TIMEUP_CHK_LP[0]             - (W1C) When LP timer times up, it will check if all analog is ok or not.
                                     If the analog is not ready when timer times up, the value will be set to 1.
    TTTT2[1]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 2 time matches TSF 2 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETTTT2[2]                  - (W1C) PreTTTT 2 interrupt
                                     This interrupt will be generated before TTTT2 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT2[3]             - (W1C) When asserted, this indicates that a BTIM frame from BSSID2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT2[4]         - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TTTT3[5]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 3 time matches TSF 3 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TRAP1_INT[6]                 - (W1C) TRAP1_INT
    PRETTTT3[7]                  - (W1C) PreTTTT 3 interrupt
                                     This interrupt will be generated before TTTT3 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT3[8]             - (W1C) PreTTTT 3 interrupt
                                     This interrupt will be generated before TTTT3 event for TSTR.PreTTTT_interval period.
    BTIM_BMC_TIMEOUT3[9]         - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 3 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TBTT3[10]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 3 time matches TSF 3 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT3[11]                 - (W1C) PreTBTT 3 interrupt
                                     This interrupt will be generated before TBTT3 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT3[12]             - (W1C) When asserted, this indicates that a beacon frame from BSSID30 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT3[13]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 3 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED14[19..14]           - (RO) Reserved bits
    ARB0_MDRDY_PPDUTIME[20]      - (W1C) Sets up interrupt when the receiving duration of PPDU package is longer than the threshold and the received address (RA) of package is the same as our STA address (including broadcast )
    TMAC0_ABNOR_TX_INT[21]       - (W1C) Interrupt set , when disable 11n and 11b but hardware still send the package of 11n or 11g
    RESERVED22[30..22]           - (RO) Reserved bits
    TXBF0_PFCMD_FAIL_INT[31]     - (W1C) TXBF0_PFCMD_FAIL_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TXBF0_PFCMD_FAIL_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TXBF0_PFCMD_FAIL_INT_MASK  0x80000000                // TXBF0_PFCMD_FAIL_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TXBF0_PFCMD_FAIL_INT_SHFT  31
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TMAC0_ABNOR_TX_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TMAC0_ABNOR_TX_INT_MASK    0x00200000                // TMAC0_ABNOR_TX_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TMAC0_ABNOR_TX_INT_SHFT    21
#define BN0_WF_INT_WAKEUP_TOP_WISR2_ARB0_MDRDY_PPDUTIME_ADDR   BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_ARB0_MDRDY_PPDUTIME_MASK   0x00100000                // ARB0_MDRDY_PPDUTIME[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_ARB0_MDRDY_PPDUTIME_SHFT   20
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BMC_TIMEOUT3_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BMC_TIMEOUT3_MASK          0x00002000                // BMC_TIMEOUT3[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BMC_TIMEOUT3_SHFT          13
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BCN_TIMEOUT3_ADDR          BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BCN_TIMEOUT3_MASK          0x00001000                // BCN_TIMEOUT3[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BCN_TIMEOUT3_SHFT          12
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETBTT3_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETBTT3_MASK              0x00000800                // PRETBTT3[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETBTT3_SHFT              11
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TBTT3_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TBTT3_MASK                 0x00000400                // TBTT3[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TBTT3_SHFT                 10
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT3_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT3_MASK     0x00000200                // BTIM_BMC_TIMEOUT3[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT3_SHFT     9
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT3_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT3_MASK         0x00000100                // BTIM_TIMEOUT3[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT3_SHFT         8
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT3_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT3_MASK              0x00000080                // PRETTTT3[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT3_SHFT              7
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TRAP1_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TRAP1_INT_MASK             0x00000040                // TRAP1_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TRAP1_INT_SHFT             6
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT3_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT3_MASK                 0x00000020                // TTTT3[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT3_SHFT                 5
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT2_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT2_MASK     0x00000010                // BTIM_BMC_TIMEOUT2[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_BMC_TIMEOUT2_SHFT     4
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT2_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT2_MASK         0x00000008                // BTIM_TIMEOUT2[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_BTIM_TIMEOUT2_SHFT         3
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT2_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT2_MASK              0x00000004                // PRETTTT2[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_PRETTTT2_SHFT              2
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT2_ADDR                 BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT2_MASK                 0x00000002                // TTTT2[1]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TTTT2_SHFT                 1
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TIMEUP_CHK_LP_ADDR         BN0_WF_INT_WAKEUP_TOP_WISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TIMEUP_CHK_LP_MASK         0x00000001                // TIMEUP_CHK_LP[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR2_TIMEUP_CHK_LP_SHFT         0

/* =====================================================================================

  ---WISR3 (0x820EC000 + 0x00C)---

    TBTT0_1[0]                   - (W1C) TBTT0_1
    TBTT0_2[1]                   - (W1C) TBTT0_2
    TBTT0_3[2]                   - (W1C) TBTT0_3
    TBTT0_4[3]                   - (W1C) TBTT0_4
    TBTT0_5[4]                   - (W1C) TBTT0_5
    TBTT0_6[5]                   - (W1C) TBTT0_6
    TBTT0_7[6]                   - (W1C) TBTT0_7
    TBTT0_8[7]                   - (W1C) TBTT0_8
    TBTT0_9[8]                   - (W1C) TBTT0_9
    TBTT0_10[9]                  - (W1C) TBTT0_10
    TBTT0_11[10]                 - (W1C) TBTT0_11
    TBTT0_12[11]                 - (W1C) TBTT0_12
    TBTT0_13[12]                 - (W1C) TBTT0_13
    TBTT0_14[13]                 - (W1C) TBTT0_14
    TBTT0_15[14]                 - (W1C) TBTT0_15
    RESERVED15[15]               - (RO) Reserved bits
    PRETBTT0_1[16]               - (W1C) PRETBTT0_1
    PRETBTT0_2[17]               - (W1C) PRETBTT0_2
    PRETBTT0_3[18]               - (W1C) PRETBTT0_3
    PRETBTT0_4[19]               - (W1C) PRETBTT0_4
    PRETBTT0_5[20]               - (W1C) PRETBTT0_5
    PRETBTT0_6[21]               - (W1C) PRETBTT0_6
    PRETBTT0_7[22]               - (W1C) PRETBTT0_7
    PRETBTT0_8[23]               - (W1C) PRETBTT0_8
    PRETBTT0_9[24]               - (W1C) PRETBTT0_9
    PRETBTT0_10[25]              - (W1C) PRETBTT0_10
    PRETBTT0_11[26]              - (W1C) PRETBTT0_11
    PRETBTT0_12[27]              - (W1C) PRETBTT0_12
    PRETBTT0_13[28]              - (W1C) PRETBTT0_13
    PRETBTT0_14[29]              - (W1C) PRETBTT0_14
    PRETBTT0_15[30]              - (W1C) PRETBTT0_15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_15_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_15_MASK           0x40000000                // PRETBTT0_15[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_15_SHFT           30
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_14_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_14_MASK           0x20000000                // PRETBTT0_14[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_14_SHFT           29
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_13_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_13_MASK           0x10000000                // PRETBTT0_13[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_13_SHFT           28
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_12_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_12_MASK           0x08000000                // PRETBTT0_12[27]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_12_SHFT           27
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_11_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_11_MASK           0x04000000                // PRETBTT0_11[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_11_SHFT           26
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_10_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_10_MASK           0x02000000                // PRETBTT0_10[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_10_SHFT           25
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_9_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_9_MASK            0x01000000                // PRETBTT0_9[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_9_SHFT            24
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_8_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_8_MASK            0x00800000                // PRETBTT0_8[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_8_SHFT            23
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_7_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_7_MASK            0x00400000                // PRETBTT0_7[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_7_SHFT            22
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_6_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_6_MASK            0x00200000                // PRETBTT0_6[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_6_SHFT            21
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_5_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_5_MASK            0x00100000                // PRETBTT0_5[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_5_SHFT            20
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_4_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_4_MASK            0x00080000                // PRETBTT0_4[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_4_SHFT            19
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_3_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_3_MASK            0x00040000                // PRETBTT0_3[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_3_SHFT            18
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_2_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_2_MASK            0x00020000                // PRETBTT0_2[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_2_SHFT            17
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_1_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_1_MASK            0x00010000                // PRETBTT0_1[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_PRETBTT0_1_SHFT            16
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_15_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_15_MASK              0x00004000                // TBTT0_15[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_15_SHFT              14
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_14_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_14_MASK              0x00002000                // TBTT0_14[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_14_SHFT              13
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_13_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_13_MASK              0x00001000                // TBTT0_13[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_13_SHFT              12
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_12_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_12_MASK              0x00000800                // TBTT0_12[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_12_SHFT              11
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_11_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_11_MASK              0x00000400                // TBTT0_11[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_11_SHFT              10
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_10_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_10_MASK              0x00000200                // TBTT0_10[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_10_SHFT              9
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_9_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_9_MASK               0x00000100                // TBTT0_9[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_9_SHFT               8
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_8_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_8_MASK               0x00000080                // TBTT0_8[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_8_SHFT               7
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_7_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_7_MASK               0x00000040                // TBTT0_7[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_7_SHFT               6
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_6_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_6_MASK               0x00000020                // TBTT0_6[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_6_SHFT               5
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_5_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_5_MASK               0x00000010                // TBTT0_5[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_5_SHFT               4
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_4_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_4_MASK               0x00000008                // TBTT0_4[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_4_SHFT               3
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_3_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_3_MASK               0x00000004                // TBTT0_3[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_3_SHFT               2
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_2_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_2_MASK               0x00000002                // TBTT0_2[1]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_2_SHFT               1
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_1_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_1_MASK               0x00000001                // TBTT0_1[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR3_TBTT0_1_SHFT               0

/* =====================================================================================

  ---WISR4 (0x820EC000 + 0x010)---

    TTTT0_1[0]                   - (W1C) TTTT0_1
    TTTT0_2[1]                   - (W1C) TTTT0_2
    TTTT0_3[2]                   - (W1C) TTTT0_3
    TTTT0_4[3]                   - (W1C) TTTT0_4
    TTTT0_5[4]                   - (W1C) TTTT0_5
    TTTT0_6[5]                   - (W1C) TTTT0_6
    TTTT0_7[6]                   - (W1C) TTTT0_7
    TTTT0_8[7]                   - (W1C) TTTT0_8
    TTTT0_9[8]                   - (W1C) TTTT0_9
    TTTT0_10[9]                  - (W1C) TTTT0_10
    TTTT0_11[10]                 - (W1C) TTTT0_11
    TTTT0_12[11]                 - (W1C) TTTT0_12
    TTTT0_13[12]                 - (W1C) TTTT0_13
    TTTT0_14[13]                 - (W1C) TTTT0_14
    TTTT0_15[14]                 - (W1C) TTTT0_15
    RESERVED15[15]               - (RO) Reserved bits
    PRETTTT0_1[16]               - (W1C) PRETTTT0_1
    PRETTTT0_2[17]               - (W1C) PRETTTT0_2
    PRETTTT0_3[18]               - (W1C) PRETTTT0_3
    PRETTTT0_4[19]               - (W1C) PRETTTT0_4
    PRETTTT0_5[20]               - (W1C) PRETTTT0_5
    PRETTTT0_6[21]               - (W1C) PRETTTT0_6
    PRETTTT0_7[22]               - (W1C) PRETTTT0_7
    PRETTTT0_8[23]               - (W1C) PRETTTT0_8
    PRETTTT0_9[24]               - (W1C) PRETTTT0_9
    PRETTTT0_10[25]              - (W1C) PRETTTT0_10
    PRETTTT0_11[26]              - (W1C) PRETTTT0_11
    PRETTTT0_12[27]              - (W1C) PRETTTT0_12
    PRETTTT0_13[28]              - (W1C) PRETTTT0_13
    PRETTTT0_14[29]              - (W1C) PRETTTT0_14
    PRETTTT0_15[30]              - (W1C) PRETTTT0_15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_15_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_15_MASK           0x40000000                // PRETTTT0_15[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_15_SHFT           30
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_14_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_14_MASK           0x20000000                // PRETTTT0_14[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_14_SHFT           29
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_13_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_13_MASK           0x10000000                // PRETTTT0_13[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_13_SHFT           28
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_12_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_12_MASK           0x08000000                // PRETTTT0_12[27]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_12_SHFT           27
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_11_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_11_MASK           0x04000000                // PRETTTT0_11[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_11_SHFT           26
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_10_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_10_MASK           0x02000000                // PRETTTT0_10[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_10_SHFT           25
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_9_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_9_MASK            0x01000000                // PRETTTT0_9[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_9_SHFT            24
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_8_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_8_MASK            0x00800000                // PRETTTT0_8[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_8_SHFT            23
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_7_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_7_MASK            0x00400000                // PRETTTT0_7[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_7_SHFT            22
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_6_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_6_MASK            0x00200000                // PRETTTT0_6[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_6_SHFT            21
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_5_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_5_MASK            0x00100000                // PRETTTT0_5[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_5_SHFT            20
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_4_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_4_MASK            0x00080000                // PRETTTT0_4[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_4_SHFT            19
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_3_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_3_MASK            0x00040000                // PRETTTT0_3[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_3_SHFT            18
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_2_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_2_MASK            0x00020000                // PRETTTT0_2[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_2_SHFT            17
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_1_ADDR            BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_1_MASK            0x00010000                // PRETTTT0_1[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_PRETTTT0_1_SHFT            16
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_15_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_15_MASK              0x00004000                // TTTT0_15[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_15_SHFT              14
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_14_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_14_MASK              0x00002000                // TTTT0_14[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_14_SHFT              13
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_13_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_13_MASK              0x00001000                // TTTT0_13[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_13_SHFT              12
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_12_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_12_MASK              0x00000800                // TTTT0_12[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_12_SHFT              11
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_11_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_11_MASK              0x00000400                // TTTT0_11[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_11_SHFT              10
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_10_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_10_MASK              0x00000200                // TTTT0_10[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_10_SHFT              9
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_9_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_9_MASK               0x00000100                // TTTT0_9[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_9_SHFT               8
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_8_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_8_MASK               0x00000080                // TTTT0_8[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_8_SHFT               7
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_7_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_7_MASK               0x00000040                // TTTT0_7[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_7_SHFT               6
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_6_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_6_MASK               0x00000020                // TTTT0_6[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_6_SHFT               5
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_5_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_5_MASK               0x00000010                // TTTT0_5[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_5_SHFT               4
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_4_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_4_MASK               0x00000008                // TTTT0_4[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_4_SHFT               3
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_3_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_3_MASK               0x00000004                // TTTT0_3[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_3_SHFT               2
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_2_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_2_MASK               0x00000002                // TTTT0_2[1]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_2_SHFT               1
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_1_ADDR               BN0_WF_INT_WAKEUP_TOP_WISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_1_MASK               0x00000001                // TTTT0_1[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR4_TTTT0_1_SHFT               0

/* =====================================================================================

  ---WISR6 (0x820EC000 + 0x018)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WF_NAN_5G_DW_END_INT[2]      - (W1C) NAN_5G dicovery window end
    WF_NAN_2P4G_DW_END_INT[3]    - (W1C) NAN_2.4G dicovery window end
    WF_NAN_TSF_DRIFT_OVFL_INT[4] - (W1C) WF_NAN_TSF_DRIFT_OVFL_INT
    RESERVED5[6..5]              - (RO) Reserved bits
    ETXBF0_BF_SP_ABORT[7]        - (W1C) TXBF Band 0 will terminate low power service period in these cases: 
                                     1. Rx NDP timeout
                                     2. BBP profile valid/ready timeout after Rx NDP 
                                     3. BF feedback is aborted due to WTBL search result = No ACK (new feature in MT7615 E2 for zero-handoff).
    RESERVED8[10..8]             - (RO) Reserved bits
    DMA0_RX_WB_NOT_IDLE_INT[11]  - (W1C) DMA0_RX_WB_NOT_IDLE_INT
    RESERVED12[12]               - (RO) Reserved bits
    DMA0_TX_WB_NOT_IDLE_INT[13]  - (W1C) DMA0_TX_WB_NOT_IDLE_INT
    DBG_DURATION_INT[14]         - (W1C) Debug duration compare function from wfsys_on , as debug duration exceeds compare time , interrupt occurs.
    DYNAMIC_SOUNDING_INT[15]     - (W1C) DYNAMIC_SOUNDING_INT
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DYNAMIC_SOUNDING_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DYNAMIC_SOUNDING_INT_MASK  0x00008000                // DYNAMIC_SOUNDING_INT[15]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DYNAMIC_SOUNDING_INT_SHFT  15
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DBG_DURATION_INT_ADDR      BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DBG_DURATION_INT_MASK      0x00004000                // DBG_DURATION_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DBG_DURATION_INT_SHFT      14
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_TX_WB_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_TX_WB_NOT_IDLE_INT_MASK 0x00002000                // DMA0_TX_WB_NOT_IDLE_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_TX_WB_NOT_IDLE_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_RX_WB_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_RX_WB_NOT_IDLE_INT_MASK 0x00000800                // DMA0_RX_WB_NOT_IDLE_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_DMA0_RX_WB_NOT_IDLE_INT_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_WISR6_ETXBF0_BF_SP_ABORT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_ETXBF0_BF_SP_ABORT_MASK    0x00000080                // ETXBF0_BF_SP_ABORT[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_ETXBF0_BF_SP_ABORT_SHFT    7
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_TSF_DRIFT_OVFL_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_TSF_DRIFT_OVFL_INT_MASK 0x00000010                // WF_NAN_TSF_DRIFT_OVFL_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_TSF_DRIFT_OVFL_INT_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_2P4G_DW_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_2P4G_DW_END_INT_MASK 0x00000008                // WF_NAN_2P4G_DW_END_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_2P4G_DW_END_INT_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_5G_DW_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_5G_DW_END_INT_MASK  0x00000004                // WF_NAN_5G_DW_END_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR6_WF_NAN_5G_DW_END_INT_SHFT  2

/* =====================================================================================

  ---WISR7 (0x820EC000 + 0x01C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    ETXBF0_NOT_IDLE_INT[2]       - (W1C) Busy timeout INT
    RESERVED3[3]                 - (RO) Reserved bits
    LP0_NOT_IDLE_INT[4]          - (W1C) Busy timeout INT
    RESERVED5[7..5]              - (RO) Reserved bits
    RMAC0_NOT_IDLE_INT[8]        - (W1C) Busy timeout INT
    RESERVED9[9]                 - (RO) Reserved bits
    TRB0_NOT_IDLE_INT[10]        - (W1C) Busy timeout INT
    RESERVED11[13..11]           - (RO) Reserved bits
    WTBL0_NOT_IDLE_INT[14]       - (W1C) Busy timeout INT
    RESERVED15[15]               - (RO) Reserved bits
    DMA0_RX_NOT_IDLE_INT[16]     - (W1C) Busy timeout INT
    RESERVED17[17]               - (RO) Reserved bits
    TMAC0_NOT_IDLE_INT[18]       - (W1C) Busy timeout INT
    RESERVED19[19]               - (RO) Reserved bits
    AGG0_NOT_IDLE_INT[20]        - (W1C) Busy timeout INT
    RESERVED21[21]               - (RO) Reserved bits
    ARB0_NOT_IDLE_INT[22]        - (W1C) Busy timeout INT
    RESERVED23[23]               - (RO) Reserved bits
    TRB_RX0_INT[24]              - (W1C) Busy timeout INT
    RESERVED25[27..25]           - (RO) Reserved bits
    TRB_TX0_INT[28]              - (W1C) Busy timeout INT
    RESERVED29[30..29]           - (RO) Reserved bits
    DMA0_TX_NOT_IDLE_INT[31]     - (W1C) Busy timeout INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_TX_NOT_IDLE_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_TX_NOT_IDLE_INT_MASK  0x80000000                // DMA0_TX_NOT_IDLE_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_TX_NOT_IDLE_INT_SHFT  31
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_TX0_INT_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_TX0_INT_MASK           0x10000000                // TRB_TX0_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_TX0_INT_SHFT           28
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_RX0_INT_ADDR           BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_RX0_INT_MASK           0x01000000                // TRB_RX0_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB_RX0_INT_SHFT           24
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ARB0_NOT_IDLE_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ARB0_NOT_IDLE_INT_MASK     0x00400000                // ARB0_NOT_IDLE_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ARB0_NOT_IDLE_INT_SHFT     22
#define BN0_WF_INT_WAKEUP_TOP_WISR7_AGG0_NOT_IDLE_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_AGG0_NOT_IDLE_INT_MASK     0x00100000                // AGG0_NOT_IDLE_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_AGG0_NOT_IDLE_INT_SHFT     20
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TMAC0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TMAC0_NOT_IDLE_INT_MASK    0x00040000                // TMAC0_NOT_IDLE_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TMAC0_NOT_IDLE_INT_SHFT    18
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_RX_NOT_IDLE_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_RX_NOT_IDLE_INT_MASK  0x00010000                // DMA0_RX_NOT_IDLE_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_DMA0_RX_NOT_IDLE_INT_SHFT  16
#define BN0_WF_INT_WAKEUP_TOP_WISR7_WTBL0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_WTBL0_NOT_IDLE_INT_MASK    0x00004000                // WTBL0_NOT_IDLE_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_WTBL0_NOT_IDLE_INT_SHFT    14
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB0_NOT_IDLE_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB0_NOT_IDLE_INT_MASK     0x00000400                // TRB0_NOT_IDLE_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_TRB0_NOT_IDLE_INT_SHFT     10
#define BN0_WF_INT_WAKEUP_TOP_WISR7_RMAC0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_RMAC0_NOT_IDLE_INT_MASK    0x00000100                // RMAC0_NOT_IDLE_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_RMAC0_NOT_IDLE_INT_SHFT    8
#define BN0_WF_INT_WAKEUP_TOP_WISR7_LP0_NOT_IDLE_INT_ADDR      BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_LP0_NOT_IDLE_INT_MASK      0x00000010                // LP0_NOT_IDLE_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_LP0_NOT_IDLE_INT_SHFT      4
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ETXBF0_NOT_IDLE_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_WISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ETXBF0_NOT_IDLE_INT_MASK   0x00000004                // ETXBF0_NOT_IDLE_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR7_ETXBF0_NOT_IDLE_INT_SHFT   2

/* =====================================================================================

  ---WISR8 (0x820EC000 + 0x020)---

    LP_TTSR0_DRIFT_INT[0]        - (W1C) LP_TTSR0_DRIFT_INT
    LP_TTSR1_DRIFT_INT[1]        - (W1C) LP_TTSR1_DRIFT_INT
    LP_TTSR2_DRIFT_INT[2]        - (W1C) LP_TTSR2_DRIFT_INT
    LP_TTSR3_DRIFT_INT[3]        - (W1C) LP_TTSR3_DRIFT_INT
    RESERVED4[7..4]              - (RO) Reserved bits
    TWT0_INT[8]                  - (W1C) TWT0_INT
    TWT1_INT[9]                  - (W1C) TWT1_INT
    TWT0_DRIFT_INT[10]           - (W1C) TWT0_DRIFT_INT
    TWT1_DRIFT_INT[11]           - (W1C) TWT1_DRIFT_INT
    TWT0_INSTANT_DRIFT_INT[12]   - (W1C) TWT0_INSTANT_DRIFT_INT
    TWT1_INSTANT_DRIFT_INT[13]   - (W1C) TWT1_INSTANT_DRIFT_INT
    RESERVED14[15..14]           - (RO) Reserved bits
    TSF0_MIN_DRIFT[16]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 0 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF1_MIN_DRIFT[17]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF2_MIN_DRIFT[18]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 2 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF3_MIN_DRIFT[19]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 3 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED20[29..20]           - (RO) Reserved bits
    AGG_SMALL_RU_SIZE_INT[30]    - (W1C) AGG_SMALL_RU_SIZE_INT
    AGG_PKT_DUR_UNEXP_INT[31]    - (W1C) AGG_PKT_DUR_UNEXP_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_PKT_DUR_UNEXP_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_PKT_DUR_UNEXP_INT_MASK 0x80000000                // AGG_PKT_DUR_UNEXP_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_PKT_DUR_UNEXP_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_SMALL_RU_SIZE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_SMALL_RU_SIZE_INT_MASK 0x40000000                // AGG_SMALL_RU_SIZE_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_AGG_SMALL_RU_SIZE_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF3_MIN_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF3_MIN_DRIFT_MASK        0x00080000                // TSF3_MIN_DRIFT[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF3_MIN_DRIFT_SHFT        19
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF2_MIN_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF2_MIN_DRIFT_MASK        0x00040000                // TSF2_MIN_DRIFT[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF2_MIN_DRIFT_SHFT        18
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF1_MIN_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF1_MIN_DRIFT_MASK        0x00020000                // TSF1_MIN_DRIFT[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF1_MIN_DRIFT_SHFT        17
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF0_MIN_DRIFT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF0_MIN_DRIFT_MASK        0x00010000                // TSF0_MIN_DRIFT[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TSF0_MIN_DRIFT_SHFT        16
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INSTANT_DRIFT_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INSTANT_DRIFT_INT_MASK 0x00002000                // TWT1_INSTANT_DRIFT_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INSTANT_DRIFT_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INSTANT_DRIFT_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INSTANT_DRIFT_INT_MASK 0x00001000                // TWT0_INSTANT_DRIFT_INT[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INSTANT_DRIFT_INT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_DRIFT_INT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_DRIFT_INT_MASK        0x00000800                // TWT1_DRIFT_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_DRIFT_INT_SHFT        11
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_DRIFT_INT_ADDR        BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_DRIFT_INT_MASK        0x00000400                // TWT0_DRIFT_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_DRIFT_INT_SHFT        10
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INT_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INT_MASK              0x00000200                // TWT1_INT[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT1_INT_SHFT              9
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INT_ADDR              BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INT_MASK              0x00000100                // TWT0_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_TWT0_INT_SHFT              8
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR3_DRIFT_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR3_DRIFT_INT_MASK    0x00000008                // LP_TTSR3_DRIFT_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR3_DRIFT_INT_SHFT    3
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR2_DRIFT_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR2_DRIFT_INT_MASK    0x00000004                // LP_TTSR2_DRIFT_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR2_DRIFT_INT_SHFT    2
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR1_DRIFT_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR1_DRIFT_INT_MASK    0x00000002                // LP_TTSR1_DRIFT_INT[1]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR1_DRIFT_INT_SHFT    1
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR0_DRIFT_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_WISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR0_DRIFT_INT_MASK    0x00000001                // LP_TTSR0_DRIFT_INT[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR8_LP_TTSR0_DRIFT_INT_SHFT    0

/* =====================================================================================

  ---WISR9 (0x820EC000 + 0x024)---

    RESERVED0[15..0]             - (RO) Reserved bits
    RMAC_A3_MATCH_WIDX0_INT[16]  - (W1C) Rx A3 match for WLAN index offset = 0
    RMAC_A3_MATCH_WIDX1_INT[17]  - (W1C) Rx A3 match for WLAN index offset = 1
    RMAC_A3_MATCH_WIDX2_INT[18]  - (W1C) Rx A3 match for WLAN index offset = 2
    RMAC_A3_MATCH_WIDX3_INT[19]  - (W1C) Rx A3 match for WLAN index offset = 3
    RMAC_A3_MATCH_WIDX4_INT[20]  - (W1C) Rx A3 match for WLAN index offset = 4
    RMAC_A3_MATCH_WIDX5_INT[21]  - (W1C) Rx A3 match for WLAN index offset = 5
    RMAC_A3_MATCH_WIDX6_INT[22]  - (W1C) Rx A3 match for WLAN index offset = 6
    RMAC_A3_MATCH_WIDX7_INT[23]  - (W1C) Rx A3 match for WLAN index offset = 7
    RMAC_A3_MATCH_WIDX8_INT[24]  - (W1C) Rx A3 match for WLAN index offset = 8
    RMAC_A3_MATCH_WIDX9_INT[25]  - (W1C) Rx A3 match for WLAN index offset = 9
    RMAC_A3_MATCH_WIDX10_INT[26] - (W1C) Rx A3 match for WLAN index offset = 10
    RMAC_A3_MATCH_WIDX11_INT[27] - (W1C) Rx A3 match for WLAN index offset = 11
    RMAC_A3_MATCH_WIDX12_INT[28] - (W1C) Rx A3 match for WLAN index offset = 12
    RMAC_A3_MATCH_WIDX13_INT[29] - (W1C) Rx A3 match for WLAN index offset = 13
    RMAC_A3_MATCH_WIDX14_INT[30] - (W1C) Rx A3 match for WLAN index offset = 14
    RMAC_A3_MATCH_WIDX15_INT[31] - (W1C) Rx A3 match for WLAN index offset = 15

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX15_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX15_INT_MASK 0x80000000                // RMAC_A3_MATCH_WIDX15_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX15_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX14_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX14_INT_MASK 0x40000000                // RMAC_A3_MATCH_WIDX14_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX14_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX13_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX13_INT_MASK 0x20000000                // RMAC_A3_MATCH_WIDX13_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX13_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX12_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX12_INT_MASK 0x10000000                // RMAC_A3_MATCH_WIDX12_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX12_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX11_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX11_INT_MASK 0x08000000                // RMAC_A3_MATCH_WIDX11_INT[27]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX11_INT_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX10_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX10_INT_MASK 0x04000000                // RMAC_A3_MATCH_WIDX10_INT[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX10_INT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX9_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX9_INT_MASK 0x02000000                // RMAC_A3_MATCH_WIDX9_INT[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX9_INT_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX8_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX8_INT_MASK 0x01000000                // RMAC_A3_MATCH_WIDX8_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX8_INT_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX7_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX7_INT_MASK 0x00800000                // RMAC_A3_MATCH_WIDX7_INT[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX7_INT_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX6_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX6_INT_MASK 0x00400000                // RMAC_A3_MATCH_WIDX6_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX6_INT_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX5_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX5_INT_MASK 0x00200000                // RMAC_A3_MATCH_WIDX5_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX5_INT_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX4_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX4_INT_MASK 0x00100000                // RMAC_A3_MATCH_WIDX4_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX4_INT_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX3_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX3_INT_MASK 0x00080000                // RMAC_A3_MATCH_WIDX3_INT[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX3_INT_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX2_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX2_INT_MASK 0x00040000                // RMAC_A3_MATCH_WIDX2_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX2_INT_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX1_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX1_INT_MASK 0x00020000                // RMAC_A3_MATCH_WIDX1_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX1_INT_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX0_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX0_INT_MASK 0x00010000                // RMAC_A3_MATCH_WIDX0_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR9_RMAC_A3_MATCH_WIDX0_INT_SHFT 16

/* =====================================================================================

  ---WISR10 (0x820EC000 + 0x028)---

    LP_MU_EDCA0_START_INT[0]     - (W1C) LP_MU_EDCA0_START_INT
    LP_MU_EDCA1_START_INT[1]     - (W1C) LP_MU_EDCA1_START_INT
    LP_MU_EDCA2_START_INT[2]     - (W1C) LP_MU_EDCA2_START_INT
    LP_MU_EDCA3_START_INT[3]     - (W1C) LP_MU_EDCA3_START_INT
    LP_MU_EDCA4_START_INT[4]     - (W1C) LP_MU_EDCA4_START_INT
    LP_MU_EDCA5_START_INT[5]     - (W1C) LP_MU_EDCA5_START_INT
    LP_MU_EDCA6_START_INT[6]     - (W1C) LP_MU_EDCA6_START_INT
    LP_MU_EDCA7_START_INT[7]     - (W1C) LP_MU_EDCA7_START_INT
    LP_MU_EDCA8_START_INT[8]     - (W1C) LP_MU_EDCA8_START_INT
    LP_MU_EDCA9_START_INT[9]     - (W1C) LP_MU_EDCA9_START_INT
    LP_MU_EDCA10_START_INT[10]   - (W1C) LP_MU_EDCA10_START_INT
    LP_MU_EDCA11_START_INT[11]   - (W1C) LP_MU_EDCA11_START_INT
    LP_MU_EDCA12_START_INT[12]   - (W1C) LP_MU_EDCA12_START_INT
    LP_MU_EDCA13_START_INT[13]   - (W1C) LP_MU_EDCA13_START_INT
    LP_MU_EDCA14_START_INT[14]   - (W1C) LP_MU_EDCA14_START_INT
    LP_MU_EDCA15_START_INT[15]   - (W1C) LP_MU_EDCA15_START_INT
    LP_MU_EDCA0_END_INT[16]      - (W1C) LP_MU_EDCA0_END_INT
    LP_MU_EDCA1_END_INT[17]      - (W1C) LP_MU_EDCA1_END_INT
    LP_MU_EDCA2_END_INT[18]      - (W1C) LP_MU_EDCA2_END_INT
    LP_MU_EDCA3_END_INT[19]      - (W1C) LP_MU_EDCA3_END_INT
    LP_MU_EDCA4_END_INT[20]      - (W1C) LP_MU_EDCA4_END_INT
    LP_MU_EDCA5_END_INT[21]      - (W1C) LP_MU_EDCA5_END_INT
    LP_MU_EDCA6_END_INT[22]      - (W1C) LP_MU_EDCA6_END_INT
    LP_MU_EDCA7_END_INT[23]      - (W1C) LP_MU_EDCA7_END_INT
    LP_MU_EDCA8_END_INT[24]      - (W1C) LP_MU_EDCA8_END_INT
    LP_MU_EDCA9_END_INT[25]      - (W1C) LP_MU_EDCA9_END_INT
    LP_MU_EDCA10_END_INT[26]     - (W1C) LP_MU_EDCA10_END_INT
    LP_MU_EDCA11_END_INT[27]     - (W1C) LP_MU_EDCA11_END_INT
    LP_MU_EDCA12_END_INT[28]     - (W1C) LP_MU_EDCA12_END_INT
    LP_MU_EDCA13_END_INT[29]     - (W1C) LP_MU_EDCA13_END_INT
    LP_MU_EDCA14_END_INT[30]     - (W1C) LP_MU_EDCA14_END_INT
    LP_MU_EDCA15_END_INT[31]     - (W1C) LP_MU_EDCA15_END_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_END_INT_MASK 0x80000000                // LP_MU_EDCA15_END_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_END_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_END_INT_MASK 0x40000000                // LP_MU_EDCA14_END_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_END_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_END_INT_MASK 0x20000000                // LP_MU_EDCA13_END_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_END_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_END_INT_MASK 0x10000000                // LP_MU_EDCA12_END_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_END_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_END_INT_MASK 0x08000000                // LP_MU_EDCA11_END_INT[27]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_END_INT_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_END_INT_MASK 0x04000000                // LP_MU_EDCA10_END_INT[26]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_END_INT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_END_INT_MASK  0x02000000                // LP_MU_EDCA9_END_INT[25]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_END_INT_SHFT  25
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_END_INT_MASK  0x01000000                // LP_MU_EDCA8_END_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_END_INT_SHFT  24
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_END_INT_MASK  0x00800000                // LP_MU_EDCA7_END_INT[23]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_END_INT_SHFT  23
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_END_INT_MASK  0x00400000                // LP_MU_EDCA6_END_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_END_INT_SHFT  22
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_END_INT_MASK  0x00200000                // LP_MU_EDCA5_END_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_END_INT_SHFT  21
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_END_INT_MASK  0x00100000                // LP_MU_EDCA4_END_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_END_INT_SHFT  20
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_END_INT_MASK  0x00080000                // LP_MU_EDCA3_END_INT[19]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_END_INT_SHFT  19
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_END_INT_MASK  0x00040000                // LP_MU_EDCA2_END_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_END_INT_SHFT  18
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_END_INT_MASK  0x00020000                // LP_MU_EDCA1_END_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_END_INT_SHFT  17
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_END_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_END_INT_MASK  0x00010000                // LP_MU_EDCA0_END_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_END_INT_SHFT  16
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_START_INT_MASK 0x00008000                // LP_MU_EDCA15_START_INT[15]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA15_START_INT_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_START_INT_MASK 0x00004000                // LP_MU_EDCA14_START_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA14_START_INT_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_START_INT_MASK 0x00002000                // LP_MU_EDCA13_START_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA13_START_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_START_INT_MASK 0x00001000                // LP_MU_EDCA12_START_INT[12]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA12_START_INT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_START_INT_MASK 0x00000800                // LP_MU_EDCA11_START_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA11_START_INT_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_START_INT_MASK 0x00000400                // LP_MU_EDCA10_START_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA10_START_INT_SHFT 10
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_START_INT_MASK 0x00000200                // LP_MU_EDCA9_START_INT[9]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA9_START_INT_SHFT 9
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_START_INT_MASK 0x00000100                // LP_MU_EDCA8_START_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA8_START_INT_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_START_INT_MASK 0x00000080                // LP_MU_EDCA7_START_INT[7]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA7_START_INT_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_START_INT_MASK 0x00000040                // LP_MU_EDCA6_START_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA6_START_INT_SHFT 6
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_START_INT_MASK 0x00000020                // LP_MU_EDCA5_START_INT[5]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA5_START_INT_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_START_INT_MASK 0x00000010                // LP_MU_EDCA4_START_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA4_START_INT_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_START_INT_MASK 0x00000008                // LP_MU_EDCA3_START_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA3_START_INT_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_START_INT_MASK 0x00000004                // LP_MU_EDCA2_START_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA2_START_INT_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_START_INT_MASK 0x00000002                // LP_MU_EDCA1_START_INT[1]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA1_START_INT_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_WISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_START_INT_MASK 0x00000001                // LP_MU_EDCA0_START_INT[0]
#define BN0_WF_INT_WAKEUP_TOP_WISR10_LP_MU_EDCA0_START_INT_SHFT 0

/* =====================================================================================

  ---HWISR0 (0x820EC000 + 0x02C)---

    RESERVED0[3..0]              - (RO) Reserved bits
    TSF2_MAX_DRIFT[4]            - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF3_MAX_DRIFT[5]            - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TRAP2_INT[6]                 - (W1C) TRAP2_INT
    TRAP3_INT[7]                 - (W1C) TRAP3_INT
    RESERVED8[8]                 - (RO) Reserved bits
    TTTT0[9]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 0 time matches TSF 0 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    WF0_PRE_RX_DONE[10]          - (W1C) This interrupt status reflects whether there is any RX packet stored in MAC DBUF. It is read only by firmware. Its purpose is to generate an interrupt to MCUSYS to make sure MCUSYS clock is turned on so that there is AHB clock to allow DMA to  move RX packet into SYSRAM. When firmware is waken up by this interrupt status, it should turn off this interrupt IER and make sure the MCUSYS clock is selected appropriately (>= 80MHz). When firmware decides to enter sleep mode, it must turn on this interrupt IER before entering sleep.
    WF0_BEACON_T_OK[11]          - (W1C) This bit will be generated whenever a beacon is transmitted. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED12[12]               - (RO) Reserved bits
    MEASUREMENT_DONE[13]         - (W1C) When the request measurement for MMCR0.BSS_Request,_MMCR0.IPI_Histogram_Request MMCR0.RPI_Histogram_Request, MMCR0.CCA_Request, MMCR0.radar_Request, or MMCR0.BBRXSTS_Request is completed in WiFi_ON state, this bit will be asserted. This interrupt will be generated at the measurement completed time. More details can be found in MMCR0. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    QUIET0_DONE[14]              - (W1C) End of quiet interval
                                     This interrupt will be generated at the quiet period completed time. There are two kinds of scheme to generate this interrupt in WIFI_ON state; more details can be found in QCCR0. Software driver should allow using scheme A or B only to enter sleep state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETTTT0[15]                 - (W1C) PreTTTT 0 interrupt
                                     This interrupt will be generated before TTTT0 event for TSTR.PreTTTT_interval period.
    T0_TIME[16]                  - (W1C) Same as T0_Time
    T1_TIME[17]                  - (W1C) Same as T0_Time
    T2_TIME[18]                  - (W1C) Same as T0_Time
    T3_TIME[19]                  - (W1C) Same as T0_Time
    T8_TIME[20]                  - (W1C) Same as T0_Time
    TBTT0[21]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 0 time matches TSF 0 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT0[22]                 - (W1C) PreTBTT 0 interrupt
                                     This interrupt will be generated before TBTT0 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT0[23]             - (W1C) When asserted, this indicates that a beacon frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT0[24]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF0_MAX_DRIFT[25]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 0 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF1_MAX_DRIFT[26]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    SP_END[27]                   - (W1C) If MPTCR.SP_END_CHK_EN is asserted, this interrupt will be generated whenever the combination of BMC_SP and BEACON_SP service period state is transiting from HIGH to LOW. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED28[28]               - (RO) Reserved bits
    BTIM_TIMEOUT0[29]            - (W1C) When asserted, this indicates that a BTIM frame from BSSID0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    WF0_ABNORMAL_INT[30]         - (W1C) WF0_Abnormal interrupt
                                     Abnormal events:
                                     1. TX data is underrun.
                                     2. Back-off number reload fails. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT0[31]        - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 0 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_BMC_TIMEOUT0_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_BMC_TIMEOUT0_MASK    0x80000000                // BTIM_BMC_TIMEOUT0[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_BMC_TIMEOUT0_SHFT    31
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_ABNORMAL_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_ABNORMAL_INT_MASK     0x40000000                // WF0_ABNORMAL_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_ABNORMAL_INT_SHFT     30
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_TIMEOUT0_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_TIMEOUT0_MASK        0x20000000                // BTIM_TIMEOUT0[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BTIM_TIMEOUT0_SHFT        29
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_SP_END_ADDR               BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_SP_END_MASK               0x08000000                // SP_END[27]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_SP_END_SHFT               27
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF1_MAX_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF1_MAX_DRIFT_MASK       0x04000000                // TSF1_MAX_DRIFT[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF1_MAX_DRIFT_SHFT       26
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF0_MAX_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF0_MAX_DRIFT_MASK       0x02000000                // TSF0_MAX_DRIFT[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF0_MAX_DRIFT_SHFT       25
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BMC_TIMEOUT0_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BMC_TIMEOUT0_MASK         0x01000000                // BMC_TIMEOUT0[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BMC_TIMEOUT0_SHFT         24
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BCN_TIMEOUT0_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BCN_TIMEOUT0_MASK         0x00800000                // BCN_TIMEOUT0[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_BCN_TIMEOUT0_SHFT         23
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETBTT0_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETBTT0_MASK             0x00400000                // PRETBTT0[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETBTT0_SHFT             22
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TBTT0_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TBTT0_MASK                0x00200000                // TBTT0[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TBTT0_SHFT                21
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T8_TIME_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T8_TIME_MASK              0x00100000                // T8_TIME[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T8_TIME_SHFT              20
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T3_TIME_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T3_TIME_MASK              0x00080000                // T3_TIME[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T3_TIME_SHFT              19
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T2_TIME_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T2_TIME_MASK              0x00040000                // T2_TIME[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T2_TIME_SHFT              18
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T1_TIME_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T1_TIME_MASK              0x00020000                // T1_TIME[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T1_TIME_SHFT              17
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T0_TIME_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T0_TIME_MASK              0x00010000                // T0_TIME[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_T0_TIME_SHFT              16
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETTTT0_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETTTT0_MASK             0x00008000                // PRETTTT0[15]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_PRETTTT0_SHFT             15
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_QUIET0_DONE_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_QUIET0_DONE_MASK          0x00004000                // QUIET0_DONE[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_QUIET0_DONE_SHFT          14
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_MEASUREMENT_DONE_ADDR     BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_MEASUREMENT_DONE_MASK     0x00002000                // MEASUREMENT_DONE[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_MEASUREMENT_DONE_SHFT     13
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_BEACON_T_OK_ADDR      BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_BEACON_T_OK_MASK      0x00000800                // WF0_BEACON_T_OK[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_BEACON_T_OK_SHFT      11
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_PRE_RX_DONE_ADDR      BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_PRE_RX_DONE_MASK      0x00000400                // WF0_PRE_RX_DONE[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_WF0_PRE_RX_DONE_SHFT      10
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TTTT0_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TTTT0_MASK                0x00000200                // TTTT0[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TTTT0_SHFT                9
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP3_INT_ADDR            BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP3_INT_MASK            0x00000080                // TRAP3_INT[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP3_INT_SHFT            7
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP2_INT_ADDR            BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP2_INT_MASK            0x00000040                // TRAP2_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TRAP2_INT_SHFT            6
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF3_MAX_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF3_MAX_DRIFT_MASK       0x00000020                // TSF3_MAX_DRIFT[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF3_MAX_DRIFT_SHFT       5
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF2_MAX_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF2_MAX_DRIFT_MASK       0x00000010                // TSF2_MAX_DRIFT[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR0_TSF2_MAX_DRIFT_SHFT       4

/* =====================================================================================

  ---HWISR1 (0x820EC000 + 0x030)---

    TTTT1[0]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 1 time matches TSF 1 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED1[2..1]              - (RO) Reserved bits
    RCPI_INT[3]                  - (W1C) This interrupt will be generated when RR.Moving_average_enable is asserted and the averaged RCPI value is smaller than the threshold in RR.RCPI_low_threshold or the averaged RCPI value is bigger than the threshold in RR.RCPI_high_threshold 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RMAC0_PHYRX_ERR_INT[4]       - (W1C) RMAC Phy Rx error interrupt
    RMAC0_TMR_NDP_TOA_INT[5]     - (W1C) RMAC TMR NDP TOA interrupt
    WF_FTIMER_INT[6]             - (W1C) Used for INT generated from 36-bit free timer matching target value (WNM sleep usage)
    MACON_NO_DEFINE[7]           - (W1C) Register accesses non-defined space in MACON domain module.
    TBTT1[8]                     - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 1 time matches TSF 1 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT1[9]                  - (W1C) PreTBTT 1 interrupt
                                     This interrupt will be generated before TBTT1 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT1[10]             - (W1C) When asserted, this indicates that a beacon frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT1[11]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    ARB0_RW_ENTER_PROTECT[12]    - (W1C) ARB0_RW_ENTER_PROTECT
    ARB0_RW_EXIT_PROTECT[13]     - (W1C) ARB0_RW_EXIT_PROTECT
    PRETTTT1[14]                 - (W1C) PreTTTT 1 interrupt
                                     This interrupt will be generated before TTTT1 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT1[15]            - (W1C) When asserted, this indicates that a BTIM frame from BSSID1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT1[16]        - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 1 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TXBF0_PFCMD_DONE_INT[17]     - (W1C) TXBF0_PFCMD_DONE_INT
    TRAP0_INT[18]                - (W1C) TRAP0_INT
    LP0_LGRX_BCN_EXIT_INT0[19]   - (W1C) When asserted, this indicates that Low Gain BCN RX mode has left and enter normal gain mode. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    LP_NDPA0_TOUT_INT[20]        - (W1C) When asserted, this indicates that NDPA0 SP timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TBTT2[21]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 2 time matches TSF 2 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT2[22]                 - (W1C) PreTBTT 2 interrupt
                                     This interrupt will be generated before TBTT2 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT2[23]             - (W1C) When asserted, this indicates that a beacon frame from BSSID2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT2[24]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    ARB0_COTX_RW_ENTER_PROTECT[25] - (W1C) ARB0_RW_ENTER_PROTECT
    ARB0_COTX_RW_EXIT_PROTECT[26] - (W1C) ARB0_RW_EXIT_PROTECT
    RESERVED27[27]               - (RO) Reserved bits
    WTBLON_SEARCH_MISS_INT[28]   - (W1C) WTBLON_SEARCH_MISS_INT
    WTBLON_TXCNT_OVERFLOW_INT[29] - (W1C) WTBLON_TXCNT_OVERFLOW_INT
    WTBLON_ADMCNT_OVERFLOW_INT[30] - (W1C) WTBLON_ADMCNT_OVERFLOW_INT
    WTBLON_RATE_CHANGE_INT[31]   - (W1C) WTBLON_RATE_CHANGE_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_RATE_CHANGE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_RATE_CHANGE_INT_MASK 0x80000000                // WTBLON_RATE_CHANGE_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_RATE_CHANGE_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_ADMCNT_OVERFLOW_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_ADMCNT_OVERFLOW_INT_MASK 0x40000000                // WTBLON_ADMCNT_OVERFLOW_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_ADMCNT_OVERFLOW_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_TXCNT_OVERFLOW_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_TXCNT_OVERFLOW_INT_MASK 0x20000000                // WTBLON_TXCNT_OVERFLOW_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_TXCNT_OVERFLOW_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_SEARCH_MISS_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_SEARCH_MISS_INT_MASK 0x10000000                // WTBLON_SEARCH_MISS_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WTBLON_SEARCH_MISS_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_EXIT_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_EXIT_PROTECT_MASK 0x04000000                // ARB0_COTX_RW_EXIT_PROTECT[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_EXIT_PROTECT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_ENTER_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_ENTER_PROTECT_MASK 0x02000000                // ARB0_COTX_RW_ENTER_PROTECT[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_COTX_RW_ENTER_PROTECT_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT2_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT2_MASK         0x01000000                // BMC_TIMEOUT2[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT2_SHFT         24
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT2_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT2_MASK         0x00800000                // BCN_TIMEOUT2[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT2_SHFT         23
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT2_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT2_MASK             0x00400000                // PRETBTT2[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT2_SHFT             22
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT2_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT2_MASK                0x00200000                // TBTT2[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT2_SHFT                21
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP_NDPA0_TOUT_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP_NDPA0_TOUT_INT_MASK    0x00100000                // LP_NDPA0_TOUT_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP_NDPA0_TOUT_INT_SHFT    20
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP0_LGRX_BCN_EXIT_INT0_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP0_LGRX_BCN_EXIT_INT0_MASK 0x00080000                // LP0_LGRX_BCN_EXIT_INT0[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_LP0_LGRX_BCN_EXIT_INT0_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TRAP0_INT_ADDR            BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TRAP0_INT_MASK            0x00040000                // TRAP0_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TRAP0_INT_SHFT            18
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TXBF0_PFCMD_DONE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TXBF0_PFCMD_DONE_INT_MASK 0x00020000                // TXBF0_PFCMD_DONE_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TXBF0_PFCMD_DONE_INT_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_BMC_TIMEOUT1_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_BMC_TIMEOUT1_MASK    0x00010000                // BTIM_BMC_TIMEOUT1[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_BMC_TIMEOUT1_SHFT    16
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_TIMEOUT1_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_TIMEOUT1_MASK        0x00008000                // BTIM_TIMEOUT1[15]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BTIM_TIMEOUT1_SHFT        15
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETTTT1_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETTTT1_MASK             0x00004000                // PRETTTT1[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETTTT1_SHFT             14
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_EXIT_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_EXIT_PROTECT_MASK 0x00002000                // ARB0_RW_EXIT_PROTECT[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_EXIT_PROTECT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_ENTER_PROTECT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_ENTER_PROTECT_MASK 0x00001000                // ARB0_RW_ENTER_PROTECT[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_ARB0_RW_ENTER_PROTECT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT1_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT1_MASK         0x00000800                // BMC_TIMEOUT1[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BMC_TIMEOUT1_SHFT         11
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT1_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT1_MASK         0x00000400                // BCN_TIMEOUT1[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_BCN_TIMEOUT1_SHFT         10
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT1_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT1_MASK             0x00000200                // PRETBTT1[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_PRETBTT1_SHFT             9
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT1_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT1_MASK                0x00000100                // TBTT1[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TBTT1_SHFT                8
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_MACON_NO_DEFINE_ADDR      BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_MACON_NO_DEFINE_MASK      0x00000080                // MACON_NO_DEFINE[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_MACON_NO_DEFINE_SHFT      7
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WF_FTIMER_INT_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WF_FTIMER_INT_MASK        0x00000040                // WF_FTIMER_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_WF_FTIMER_INT_SHFT        6
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_TMR_NDP_TOA_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_TMR_NDP_TOA_INT_MASK 0x00000020                // RMAC0_TMR_NDP_TOA_INT[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_TMR_NDP_TOA_INT_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_PHYRX_ERR_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_PHYRX_ERR_INT_MASK  0x00000010                // RMAC0_PHYRX_ERR_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RMAC0_PHYRX_ERR_INT_SHFT  4
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RCPI_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RCPI_INT_MASK             0x00000008                // RCPI_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_RCPI_INT_SHFT             3
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TTTT1_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TTTT1_MASK                0x00000001                // TTTT1[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR1_TTTT1_SHFT                0

/* =====================================================================================

  ---HWISR2 (0x820EC000 + 0x034)---

    TIMEUP_CHK_LP[0]             - (W1C) When LP timer times up, it will check if all analog is ok or not.
                                     If the analog is not ready when timer times up, the value will be set to 1.
    TTTT2[1]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 2 time matches TSF 2 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETTTT2[2]                  - (W1C) PreTTTT 2 interrupt
                                     This interrupt will be generated before TTTT2 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT2[3]             - (W1C) When asserted, this indicates that a BTIM frame from BSSID2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BTIM_BMC_TIMEOUT2[4]         - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 2 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TTTT3[5]                     - (W1C) TTTT interrupt
                                     This interrupt will be generated when the local TTTT 3 time matches TSF 3 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TRAP1_INT[6]                 - (W1C) TRAP1_INT
    PRETTTT3[7]                  - (W1C) PreTTTT 3 interrupt
                                     This interrupt will be generated before TTTT3 event for TSTR.PreTTTT_interval period.
    BTIM_TIMEOUT3[8]             - (W1C) PreTTTT 3 interrupt
                                     This interrupt will be generated before TTTT3 event for TSTR.PreTTTT_interval period.
    BTIM_BMC_TIMEOUT3[9]         - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 3 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TBTT3[10]                    - (W1C) TBTT interrupt
                                     This interrupt will be generated when the local TBTT 3 time matches TSF 3 time in both WiFi_ON and WLAN_on state. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    PRETBTT3[11]                 - (W1C) PreTBTT 3 interrupt
                                     This interrupt will be generated before TBTT3 event for TSTR.PreTBTT_interval period.
    BCN_TIMEOUT3[12]             - (W1C) When asserted, this indicates that a beacon frame from BSSID30 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    BMC_TIMEOUT3[13]             - (W1C) When asserted, this indicates that a BC/MC frame from BSSID 3 is expected to be received but timeout. Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED14[19..14]           - (RO) Reserved bits
    ARB0_MDRDY_PPDUTIME[20]      - (W1C) Sets up interrupt when the receiving duration of PPDU package is longer than the threshold and the received address (RA) of package is the same as our STA address (including broadcast )
    TMAC0_ABNOR_TX_INT[21]       - (W1C) Interrupt set , when disable 11n and 11b but hardware still send the package of 11n or 11g
    RESERVED22[30..22]           - (RO) Reserved bits
    TXBF0_PFCMD_FAIL_INT[31]     - (W1C) TXBF0_PFCMD_FAIL_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TXBF0_PFCMD_FAIL_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TXBF0_PFCMD_FAIL_INT_MASK 0x80000000                // TXBF0_PFCMD_FAIL_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TXBF0_PFCMD_FAIL_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TMAC0_ABNOR_TX_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TMAC0_ABNOR_TX_INT_MASK   0x00200000                // TMAC0_ABNOR_TX_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TMAC0_ABNOR_TX_INT_SHFT   21
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_ARB0_MDRDY_PPDUTIME_ADDR  BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_ARB0_MDRDY_PPDUTIME_MASK  0x00100000                // ARB0_MDRDY_PPDUTIME[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_ARB0_MDRDY_PPDUTIME_SHFT  20
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BMC_TIMEOUT3_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BMC_TIMEOUT3_MASK         0x00002000                // BMC_TIMEOUT3[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BMC_TIMEOUT3_SHFT         13
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BCN_TIMEOUT3_ADDR         BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BCN_TIMEOUT3_MASK         0x00001000                // BCN_TIMEOUT3[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BCN_TIMEOUT3_SHFT         12
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETBTT3_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETBTT3_MASK             0x00000800                // PRETBTT3[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETBTT3_SHFT             11
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TBTT3_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TBTT3_MASK                0x00000400                // TBTT3[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TBTT3_SHFT                10
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT3_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT3_MASK    0x00000200                // BTIM_BMC_TIMEOUT3[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT3_SHFT    9
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT3_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT3_MASK        0x00000100                // BTIM_TIMEOUT3[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT3_SHFT        8
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT3_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT3_MASK             0x00000080                // PRETTTT3[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT3_SHFT             7
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TRAP1_INT_ADDR            BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TRAP1_INT_MASK            0x00000040                // TRAP1_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TRAP1_INT_SHFT            6
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT3_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT3_MASK                0x00000020                // TTTT3[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT3_SHFT                5
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT2_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT2_MASK    0x00000010                // BTIM_BMC_TIMEOUT2[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_BMC_TIMEOUT2_SHFT    4
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT2_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT2_MASK        0x00000008                // BTIM_TIMEOUT2[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_BTIM_TIMEOUT2_SHFT        3
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT2_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT2_MASK             0x00000004                // PRETTTT2[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_PRETTTT2_SHFT             2
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT2_ADDR                BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT2_MASK                0x00000002                // TTTT2[1]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TTTT2_SHFT                1
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TIMEUP_CHK_LP_ADDR        BN0_WF_INT_WAKEUP_TOP_HWISR2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TIMEUP_CHK_LP_MASK        0x00000001                // TIMEUP_CHK_LP[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR2_TIMEUP_CHK_LP_SHFT        0

/* =====================================================================================

  ---HWISR3 (0x820EC000 + 0x038)---

    TBTT0_1[0]                   - (W1C) TBTT0_1
    TBTT0_2[1]                   - (W1C) TBTT0_2
    TBTT0_3[2]                   - (W1C) TBTT0_3
    TBTT0_4[3]                   - (W1C) TBTT0_4
    TBTT0_5[4]                   - (W1C) TBTT0_5
    TBTT0_6[5]                   - (W1C) TBTT0_6
    TBTT0_7[6]                   - (W1C) TBTT0_7
    TBTT0_8[7]                   - (W1C) TBTT0_8
    TBTT0_9[8]                   - (W1C) TBTT0_9
    TBTT0_10[9]                  - (W1C) TBTT0_10
    TBTT0_11[10]                 - (W1C) TBTT0_11
    TBTT0_12[11]                 - (W1C) TBTT0_12
    TBTT0_13[12]                 - (W1C) TBTT0_13
    TBTT0_14[13]                 - (W1C) TBTT0_14
    TBTT0_15[14]                 - (W1C) TBTT0_15
    RESERVED15[15]               - (RO) Reserved bits
    PRETBTT0_1[16]               - (W1C) PRETBTT0_1
    PRETBTT0_2[17]               - (W1C) PRETBTT0_2
    PRETBTT0_3[18]               - (W1C) PRETBTT0_3
    PRETBTT0_4[19]               - (W1C) PRETBTT0_4
    PRETBTT0_5[20]               - (W1C) PRETBTT0_5
    PRETBTT0_6[21]               - (W1C) PRETBTT0_6
    PRETBTT0_7[22]               - (W1C) PRETBTT0_7
    PRETBTT0_8[23]               - (W1C) PRETBTT0_8
    PRETBTT0_9[24]               - (W1C) PRETBTT0_9
    PRETBTT0_10[25]              - (W1C) PRETBTT0_10
    PRETBTT0_11[26]              - (W1C) PRETBTT0_11
    PRETBTT0_12[27]              - (W1C) PRETBTT0_12
    PRETBTT0_13[28]              - (W1C) PRETBTT0_13
    PRETBTT0_14[29]              - (W1C) PRETBTT0_14
    PRETBTT0_15[30]              - (W1C) PRETBTT0_15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_15_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_15_MASK          0x40000000                // PRETBTT0_15[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_15_SHFT          30
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_14_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_14_MASK          0x20000000                // PRETBTT0_14[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_14_SHFT          29
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_13_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_13_MASK          0x10000000                // PRETBTT0_13[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_13_SHFT          28
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_12_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_12_MASK          0x08000000                // PRETBTT0_12[27]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_12_SHFT          27
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_11_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_11_MASK          0x04000000                // PRETBTT0_11[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_11_SHFT          26
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_10_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_10_MASK          0x02000000                // PRETBTT0_10[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_10_SHFT          25
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_9_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_9_MASK           0x01000000                // PRETBTT0_9[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_9_SHFT           24
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_8_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_8_MASK           0x00800000                // PRETBTT0_8[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_8_SHFT           23
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_7_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_7_MASK           0x00400000                // PRETBTT0_7[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_7_SHFT           22
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_6_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_6_MASK           0x00200000                // PRETBTT0_6[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_6_SHFT           21
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_5_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_5_MASK           0x00100000                // PRETBTT0_5[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_5_SHFT           20
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_4_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_4_MASK           0x00080000                // PRETBTT0_4[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_4_SHFT           19
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_3_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_3_MASK           0x00040000                // PRETBTT0_3[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_3_SHFT           18
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_2_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_2_MASK           0x00020000                // PRETBTT0_2[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_2_SHFT           17
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_1_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_1_MASK           0x00010000                // PRETBTT0_1[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_PRETBTT0_1_SHFT           16
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_15_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_15_MASK             0x00004000                // TBTT0_15[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_15_SHFT             14
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_14_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_14_MASK             0x00002000                // TBTT0_14[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_14_SHFT             13
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_13_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_13_MASK             0x00001000                // TBTT0_13[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_13_SHFT             12
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_12_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_12_MASK             0x00000800                // TBTT0_12[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_12_SHFT             11
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_11_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_11_MASK             0x00000400                // TBTT0_11[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_11_SHFT             10
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_10_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_10_MASK             0x00000200                // TBTT0_10[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_10_SHFT             9
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_9_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_9_MASK              0x00000100                // TBTT0_9[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_9_SHFT              8
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_8_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_8_MASK              0x00000080                // TBTT0_8[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_8_SHFT              7
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_7_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_7_MASK              0x00000040                // TBTT0_7[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_7_SHFT              6
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_6_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_6_MASK              0x00000020                // TBTT0_6[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_6_SHFT              5
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_5_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_5_MASK              0x00000010                // TBTT0_5[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_5_SHFT              4
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_4_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_4_MASK              0x00000008                // TBTT0_4[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_4_SHFT              3
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_3_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_3_MASK              0x00000004                // TBTT0_3[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_3_SHFT              2
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_2_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_2_MASK              0x00000002                // TBTT0_2[1]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_2_SHFT              1
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_1_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_1_MASK              0x00000001                // TBTT0_1[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR3_TBTT0_1_SHFT              0

/* =====================================================================================

  ---HWISR4 (0x820EC000 + 0x03C)---

    TTTT0_1[0]                   - (W1C) TTTT0_1
    TTTT0_2[1]                   - (W1C) TTTT0_2
    TTTT0_3[2]                   - (W1C) TTTT0_3
    TTTT0_4[3]                   - (W1C) TTTT0_4
    TTTT0_5[4]                   - (W1C) TTTT0_5
    TTTT0_6[5]                   - (W1C) TTTT0_6
    TTTT0_7[6]                   - (W1C) TTTT0_7
    TTTT0_8[7]                   - (W1C) TTTT0_8
    TTTT0_9[8]                   - (W1C) TTTT0_9
    TTTT0_10[9]                  - (W1C) TTTT0_10
    TTTT0_11[10]                 - (W1C) TTTT0_11
    TTTT0_12[11]                 - (W1C) TTTT0_12
    TTTT0_13[12]                 - (W1C) TTTT0_13
    TTTT0_14[13]                 - (W1C) TTTT0_14
    TTTT0_15[14]                 - (W1C) TTTT0_15
    RESERVED15[15]               - (RO) Reserved bits
    PRETTTT0_1[16]               - (W1C) PRETTTT0_1
    PRETTTT0_2[17]               - (W1C) PRETTTT0_2
    PRETTTT0_3[18]               - (W1C) PRETTTT0_3
    PRETTTT0_4[19]               - (W1C) PRETTTT0_4
    PRETTTT0_5[20]               - (W1C) PRETTTT0_5
    PRETTTT0_6[21]               - (W1C) PRETTTT0_6
    PRETTTT0_7[22]               - (W1C) PRETTTT0_7
    PRETTTT0_8[23]               - (W1C) PRETTTT0_8
    PRETTTT0_9[24]               - (W1C) PRETTTT0_9
    PRETTTT0_10[25]              - (W1C) PRETTTT0_10
    PRETTTT0_11[26]              - (W1C) PRETTTT0_11
    PRETTTT0_12[27]              - (W1C) PRETTTT0_12
    PRETTTT0_13[28]              - (W1C) PRETTTT0_13
    PRETTTT0_14[29]              - (W1C) PRETTTT0_14
    PRETTTT0_15[30]              - (W1C) PRETTTT0_15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_15_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_15_MASK          0x40000000                // PRETTTT0_15[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_15_SHFT          30
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_14_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_14_MASK          0x20000000                // PRETTTT0_14[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_14_SHFT          29
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_13_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_13_MASK          0x10000000                // PRETTTT0_13[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_13_SHFT          28
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_12_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_12_MASK          0x08000000                // PRETTTT0_12[27]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_12_SHFT          27
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_11_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_11_MASK          0x04000000                // PRETTTT0_11[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_11_SHFT          26
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_10_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_10_MASK          0x02000000                // PRETTTT0_10[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_10_SHFT          25
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_9_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_9_MASK           0x01000000                // PRETTTT0_9[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_9_SHFT           24
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_8_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_8_MASK           0x00800000                // PRETTTT0_8[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_8_SHFT           23
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_7_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_7_MASK           0x00400000                // PRETTTT0_7[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_7_SHFT           22
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_6_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_6_MASK           0x00200000                // PRETTTT0_6[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_6_SHFT           21
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_5_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_5_MASK           0x00100000                // PRETTTT0_5[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_5_SHFT           20
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_4_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_4_MASK           0x00080000                // PRETTTT0_4[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_4_SHFT           19
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_3_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_3_MASK           0x00040000                // PRETTTT0_3[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_3_SHFT           18
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_2_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_2_MASK           0x00020000                // PRETTTT0_2[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_2_SHFT           17
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_1_ADDR           BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_1_MASK           0x00010000                // PRETTTT0_1[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_PRETTTT0_1_SHFT           16
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_15_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_15_MASK             0x00004000                // TTTT0_15[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_15_SHFT             14
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_14_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_14_MASK             0x00002000                // TTTT0_14[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_14_SHFT             13
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_13_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_13_MASK             0x00001000                // TTTT0_13[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_13_SHFT             12
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_12_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_12_MASK             0x00000800                // TTTT0_12[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_12_SHFT             11
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_11_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_11_MASK             0x00000400                // TTTT0_11[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_11_SHFT             10
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_10_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_10_MASK             0x00000200                // TTTT0_10[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_10_SHFT             9
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_9_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_9_MASK              0x00000100                // TTTT0_9[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_9_SHFT              8
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_8_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_8_MASK              0x00000080                // TTTT0_8[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_8_SHFT              7
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_7_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_7_MASK              0x00000040                // TTTT0_7[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_7_SHFT              6
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_6_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_6_MASK              0x00000020                // TTTT0_6[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_6_SHFT              5
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_5_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_5_MASK              0x00000010                // TTTT0_5[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_5_SHFT              4
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_4_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_4_MASK              0x00000008                // TTTT0_4[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_4_SHFT              3
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_3_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_3_MASK              0x00000004                // TTTT0_3[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_3_SHFT              2
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_2_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_2_MASK              0x00000002                // TTTT0_2[1]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_2_SHFT              1
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_1_ADDR              BN0_WF_INT_WAKEUP_TOP_HWISR4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_1_MASK              0x00000001                // TTTT0_1[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR4_TTTT0_1_SHFT              0

/* =====================================================================================

  ---HWISR6 (0x820EC000 + 0x044)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WF_NAN_5G_DW_END_INT[2]      - (W1C) NAN_5G dicovery window end
    WF_NAN_2P4G_DW_END_INT[3]    - (W1C) NAN_2.4G dicovery window end
    WF_NAN_TSF_DRIFT_OVFL_INT[4] - (W1C) WF_NAN_TSF_DRIFT_OVFL_INT
    RESERVED5[6..5]              - (RO) Reserved bits
    ETXBF0_BF_SP_ABORT[7]        - (W1C) TXBF Band 0 will terminate low power service period in these cases: 
                                     1. Rx NDP timeout
                                     2. BBP profile valid/ready timeout after Rx NDP 
                                     3. BF feedback is aborted due to WTBL search result = No ACK (new feature in MT7615 E2 for zero-handoff).
    RESERVED8[10..8]             - (RO) Reserved bits
    DMA0_RX_WB_NOT_IDLE_INT[11]  - (W1C) DMA0_RX_WB_NOT_IDLE_INT
    RESERVED12[12]               - (RO) Reserved bits
    DMA0_TX_WB_NOT_IDLE_INT[13]  - (W1C) DMA0_TX_WB_NOT_IDLE_INT
    DBG_DURATION_INT[14]         - (W1C) Debug duration compare function from wfsys_on , as debug duration exceeds compare time , interrupt occurs.
    DYNAMIC_SOUNDING_INT[15]     - (W1C) DYNAMIC_SOUNDING_INT
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DYNAMIC_SOUNDING_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DYNAMIC_SOUNDING_INT_MASK 0x00008000                // DYNAMIC_SOUNDING_INT[15]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DYNAMIC_SOUNDING_INT_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DBG_DURATION_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DBG_DURATION_INT_MASK     0x00004000                // DBG_DURATION_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DBG_DURATION_INT_SHFT     14
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_TX_WB_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_TX_WB_NOT_IDLE_INT_MASK 0x00002000                // DMA0_TX_WB_NOT_IDLE_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_TX_WB_NOT_IDLE_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_RX_WB_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_RX_WB_NOT_IDLE_INT_MASK 0x00000800                // DMA0_RX_WB_NOT_IDLE_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_DMA0_RX_WB_NOT_IDLE_INT_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_ETXBF0_BF_SP_ABORT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_ETXBF0_BF_SP_ABORT_MASK   0x00000080                // ETXBF0_BF_SP_ABORT[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_ETXBF0_BF_SP_ABORT_SHFT   7
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_TSF_DRIFT_OVFL_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_TSF_DRIFT_OVFL_INT_MASK 0x00000010                // WF_NAN_TSF_DRIFT_OVFL_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_TSF_DRIFT_OVFL_INT_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_2P4G_DW_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_2P4G_DW_END_INT_MASK 0x00000008                // WF_NAN_2P4G_DW_END_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_2P4G_DW_END_INT_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_5G_DW_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_5G_DW_END_INT_MASK 0x00000004                // WF_NAN_5G_DW_END_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR6_WF_NAN_5G_DW_END_INT_SHFT 2

/* =====================================================================================

  ---HWISR7 (0x820EC000 + 0x048)---

    RESERVED0[1..0]              - (RO) Reserved bits
    ETXBF0_NOT_IDLE_INT[2]       - (W1C) Busy timeout INT
    RESERVED3[3]                 - (RO) Reserved bits
    LP0_NOT_IDLE_INT[4]          - (W1C) Busy timeout INT
    RESERVED5[7..5]              - (RO) Reserved bits
    RMAC0_NOT_IDLE_INT[8]        - (W1C) Busy timeout INT
    RESERVED9[9]                 - (RO) Reserved bits
    TRB0_NOT_IDLE_INT[10]        - (W1C) Busy timeout INT
    RESERVED11[13..11]           - (RO) Reserved bits
    WTBL0_NOT_IDLE_INT[14]       - (W1C) Busy timeout INT
    RESERVED15[15]               - (RO) Reserved bits
    DMA0_RX_NOT_IDLE_INT[16]     - (W1C) Busy timeout INT
    RESERVED17[17]               - (RO) Reserved bits
    TMAC0_NOT_IDLE_INT[18]       - (W1C) Busy timeout INT
    RESERVED19[19]               - (RO) Reserved bits
    AGG0_NOT_IDLE_INT[20]        - (W1C) Busy timeout INT
    RESERVED21[21]               - (RO) Reserved bits
    ARB0_NOT_IDLE_INT[22]        - (W1C) Busy timeout INT
    RESERVED23[23]               - (RO) Reserved bits
    TRB_RX0_INT[24]              - (W1C) Busy timeout INT
    RESERVED25[27..25]           - (RO) Reserved bits
    TRB_TX0_INT[28]              - (W1C) Busy timeout INT
    RESERVED29[30..29]           - (RO) Reserved bits
    DMA0_TX_NOT_IDLE_INT[31]     - (W1C) Busy timeout INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_TX_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_TX_NOT_IDLE_INT_MASK 0x80000000                // DMA0_TX_NOT_IDLE_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_TX_NOT_IDLE_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_TX0_INT_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_TX0_INT_MASK          0x10000000                // TRB_TX0_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_TX0_INT_SHFT          28
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_RX0_INT_ADDR          BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_RX0_INT_MASK          0x01000000                // TRB_RX0_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB_RX0_INT_SHFT          24
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ARB0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ARB0_NOT_IDLE_INT_MASK    0x00400000                // ARB0_NOT_IDLE_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ARB0_NOT_IDLE_INT_SHFT    22
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_AGG0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_AGG0_NOT_IDLE_INT_MASK    0x00100000                // AGG0_NOT_IDLE_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_AGG0_NOT_IDLE_INT_SHFT    20
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TMAC0_NOT_IDLE_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TMAC0_NOT_IDLE_INT_MASK   0x00040000                // TMAC0_NOT_IDLE_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TMAC0_NOT_IDLE_INT_SHFT   18
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_RX_NOT_IDLE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_RX_NOT_IDLE_INT_MASK 0x00010000                // DMA0_RX_NOT_IDLE_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_DMA0_RX_NOT_IDLE_INT_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_WTBL0_NOT_IDLE_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_WTBL0_NOT_IDLE_INT_MASK   0x00004000                // WTBL0_NOT_IDLE_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_WTBL0_NOT_IDLE_INT_SHFT   14
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB0_NOT_IDLE_INT_ADDR    BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB0_NOT_IDLE_INT_MASK    0x00000400                // TRB0_NOT_IDLE_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_TRB0_NOT_IDLE_INT_SHFT    10
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_RMAC0_NOT_IDLE_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_RMAC0_NOT_IDLE_INT_MASK   0x00000100                // RMAC0_NOT_IDLE_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_RMAC0_NOT_IDLE_INT_SHFT   8
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_LP0_NOT_IDLE_INT_ADDR     BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_LP0_NOT_IDLE_INT_MASK     0x00000010                // LP0_NOT_IDLE_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_LP0_NOT_IDLE_INT_SHFT     4
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ETXBF0_NOT_IDLE_INT_ADDR  BN0_WF_INT_WAKEUP_TOP_HWISR7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ETXBF0_NOT_IDLE_INT_MASK  0x00000004                // ETXBF0_NOT_IDLE_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR7_ETXBF0_NOT_IDLE_INT_SHFT  2

/* =====================================================================================

  ---HWISR8 (0x820EC000 + 0x04C)---

    LP_TTSR0_DRIFT_INT[0]        - (W1C) LP_TTSR0_DRIFT_INT
    LP_TTSR1_DRIFT_INT[1]        - (W1C) LP_TTSR1_DRIFT_INT
    LP_TTSR2_DRIFT_INT[2]        - (W1C) LP_TTSR2_DRIFT_INT
    LP_TTSR3_DRIFT_INT[3]        - (W1C) LP_TTSR3_DRIFT_INT
    RESERVED4[7..4]              - (RO) Reserved bits
    TWT0_INT[8]                  - (W1C) TWT0_INT
    TWT1_INT[9]                  - (W1C) TWT1_INT
    TWT0_DRIFT_INT[10]           - (W1C) TWT0_DRIFT_INT
    TWT1_DRIFT_INT[11]           - (W1C) TWT1_DRIFT_INT
    TWT0_INSTANT_DRIFT_INT[12]   - (W1C) TWT0_INSTANT_DRIFT_INT
    TWT1_INSTANT_DRIFT_INT[13]   - (W1C) TWT1_INSTANT_DRIFT_INT
    RESERVED14[15..14]           - (RO) Reserved bits
    TSF0_MIN_DRIFT[16]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 0 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF1_MIN_DRIFT[17]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 1 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF2_MIN_DRIFT[18]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 2 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    TSF3_MIN_DRIFT[19]           - (W1C) When set, this indicates the TSF value of the received beacon frame is outside the local TSF 3 value for TTAR.TSF_drift_window. 
                                     Software driver writes 1 to clear this bit; writing 0 is meaningless.
    RESERVED20[29..20]           - (RO) Reserved bits
    AGG_SMALL_RU_SIZE_INT[30]    - (W1C) AGG_SMALL_RU_SIZE_INT
    AGG_PKT_DUR_UNEXP_INT[31]    - (W1C) AGG_PKT_DUR_UNEXP_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_PKT_DUR_UNEXP_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_PKT_DUR_UNEXP_INT_MASK 0x80000000                // AGG_PKT_DUR_UNEXP_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_PKT_DUR_UNEXP_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_SMALL_RU_SIZE_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_SMALL_RU_SIZE_INT_MASK 0x40000000                // AGG_SMALL_RU_SIZE_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_AGG_SMALL_RU_SIZE_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF3_MIN_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF3_MIN_DRIFT_MASK       0x00080000                // TSF3_MIN_DRIFT[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF3_MIN_DRIFT_SHFT       19
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF2_MIN_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF2_MIN_DRIFT_MASK       0x00040000                // TSF2_MIN_DRIFT[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF2_MIN_DRIFT_SHFT       18
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF1_MIN_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF1_MIN_DRIFT_MASK       0x00020000                // TSF1_MIN_DRIFT[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF1_MIN_DRIFT_SHFT       17
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF0_MIN_DRIFT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF0_MIN_DRIFT_MASK       0x00010000                // TSF0_MIN_DRIFT[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TSF0_MIN_DRIFT_SHFT       16
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INSTANT_DRIFT_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INSTANT_DRIFT_INT_MASK 0x00002000                // TWT1_INSTANT_DRIFT_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INSTANT_DRIFT_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INSTANT_DRIFT_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INSTANT_DRIFT_INT_MASK 0x00001000                // TWT0_INSTANT_DRIFT_INT[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INSTANT_DRIFT_INT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_DRIFT_INT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_DRIFT_INT_MASK       0x00000800                // TWT1_DRIFT_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_DRIFT_INT_SHFT       11
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_DRIFT_INT_ADDR       BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_DRIFT_INT_MASK       0x00000400                // TWT0_DRIFT_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_DRIFT_INT_SHFT       10
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INT_MASK             0x00000200                // TWT1_INT[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT1_INT_SHFT             9
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INT_ADDR             BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INT_MASK             0x00000100                // TWT0_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_TWT0_INT_SHFT             8
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR3_DRIFT_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR3_DRIFT_INT_MASK   0x00000008                // LP_TTSR3_DRIFT_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR3_DRIFT_INT_SHFT   3
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR2_DRIFT_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR2_DRIFT_INT_MASK   0x00000004                // LP_TTSR2_DRIFT_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR2_DRIFT_INT_SHFT   2
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR1_DRIFT_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR1_DRIFT_INT_MASK   0x00000002                // LP_TTSR1_DRIFT_INT[1]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR1_DRIFT_INT_SHFT   1
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR0_DRIFT_INT_ADDR   BN0_WF_INT_WAKEUP_TOP_HWISR8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR0_DRIFT_INT_MASK   0x00000001                // LP_TTSR0_DRIFT_INT[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR8_LP_TTSR0_DRIFT_INT_SHFT   0

/* =====================================================================================

  ---HWISR9 (0x820EC000 + 0x050)---

    RESERVED0[15..0]             - (RO) Reserved bits
    RMAC_A3_MATCH_WIDX0_INT[16]  - (W1C) Rx A3 match for WLAN index offset = 0
    RMAC_A3_MATCH_WIDX1_INT[17]  - (W1C) Rx A3 match for WLAN index offset = 1
    RMAC_A3_MATCH_WIDX2_INT[18]  - (W1C) Rx A3 match for WLAN index offset = 2
    RMAC_A3_MATCH_WIDX3_INT[19]  - (W1C) Rx A3 match for WLAN index offset = 3
    RMAC_A3_MATCH_WIDX4_INT[20]  - (W1C) Rx A3 match for WLAN index offset = 4
    RMAC_A3_MATCH_WIDX5_INT[21]  - (W1C) Rx A3 match for WLAN index offset = 5
    RMAC_A3_MATCH_WIDX6_INT[22]  - (W1C) Rx A3 match for WLAN index offset = 6
    RMAC_A3_MATCH_WIDX7_INT[23]  - (W1C) Rx A3 match for WLAN index offset = 7
    RMAC_A3_MATCH_WIDX8_INT[24]  - (W1C) Rx A3 match for WLAN index offset = 8
    RMAC_A3_MATCH_WIDX9_INT[25]  - (W1C) Rx A3 match for WLAN index offset = 9
    RMAC_A3_MATCH_WIDX10_INT[26] - (W1C) Rx A3 match for WLAN index offset = 10
    RMAC_A3_MATCH_WIDX11_INT[27] - (W1C) Rx A3 match for WLAN index offset = 11
    RMAC_A3_MATCH_WIDX12_INT[28] - (W1C) Rx A3 match for WLAN index offset = 12
    RMAC_A3_MATCH_WIDX13_INT[29] - (W1C) Rx A3 match for WLAN index offset = 13
    RMAC_A3_MATCH_WIDX14_INT[30] - (W1C) Rx A3 match for WLAN index offset = 14
    RMAC_A3_MATCH_WIDX15_INT[31] - (W1C) Rx A3 match for WLAN index offset = 15

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX15_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX15_INT_MASK 0x80000000                // RMAC_A3_MATCH_WIDX15_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX15_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX14_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX14_INT_MASK 0x40000000                // RMAC_A3_MATCH_WIDX14_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX14_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX13_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX13_INT_MASK 0x20000000                // RMAC_A3_MATCH_WIDX13_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX13_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX12_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX12_INT_MASK 0x10000000                // RMAC_A3_MATCH_WIDX12_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX12_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX11_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX11_INT_MASK 0x08000000                // RMAC_A3_MATCH_WIDX11_INT[27]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX11_INT_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX10_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX10_INT_MASK 0x04000000                // RMAC_A3_MATCH_WIDX10_INT[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX10_INT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX9_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX9_INT_MASK 0x02000000                // RMAC_A3_MATCH_WIDX9_INT[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX9_INT_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX8_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX8_INT_MASK 0x01000000                // RMAC_A3_MATCH_WIDX8_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX8_INT_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX7_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX7_INT_MASK 0x00800000                // RMAC_A3_MATCH_WIDX7_INT[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX7_INT_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX6_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX6_INT_MASK 0x00400000                // RMAC_A3_MATCH_WIDX6_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX6_INT_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX5_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX5_INT_MASK 0x00200000                // RMAC_A3_MATCH_WIDX5_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX5_INT_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX4_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX4_INT_MASK 0x00100000                // RMAC_A3_MATCH_WIDX4_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX4_INT_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX3_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX3_INT_MASK 0x00080000                // RMAC_A3_MATCH_WIDX3_INT[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX3_INT_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX2_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX2_INT_MASK 0x00040000                // RMAC_A3_MATCH_WIDX2_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX2_INT_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX1_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX1_INT_MASK 0x00020000                // RMAC_A3_MATCH_WIDX1_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX1_INT_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX0_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX0_INT_MASK 0x00010000                // RMAC_A3_MATCH_WIDX0_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR9_RMAC_A3_MATCH_WIDX0_INT_SHFT 16

/* =====================================================================================

  ---HWISR10 (0x820EC000 + 0x054)---

    LP_MU_EDCA0_START_INT[0]     - (W1C) LP_MU_EDCA0_START_INT
    LP_MU_EDCA1_START_INT[1]     - (W1C) LP_MU_EDCA1_START_INT
    LP_MU_EDCA2_START_INT[2]     - (W1C) LP_MU_EDCA2_START_INT
    LP_MU_EDCA3_START_INT[3]     - (W1C) LP_MU_EDCA3_START_INT
    LP_MU_EDCA4_START_INT[4]     - (W1C) LP_MU_EDCA4_START_INT
    LP_MU_EDCA5_START_INT[5]     - (W1C) LP_MU_EDCA5_START_INT
    LP_MU_EDCA6_START_INT[6]     - (W1C) LP_MU_EDCA6_START_INT
    LP_MU_EDCA7_START_INT[7]     - (W1C) LP_MU_EDCA7_START_INT
    LP_MU_EDCA8_START_INT[8]     - (W1C) LP_MU_EDCA8_START_INT
    LP_MU_EDCA9_START_INT[9]     - (W1C) LP_MU_EDCA9_START_INT
    LP_MU_EDCA10_START_INT[10]   - (W1C) LP_MU_EDCA10_START_INT
    LP_MU_EDCA11_START_INT[11]   - (W1C) LP_MU_EDCA11_START_INT
    LP_MU_EDCA12_START_INT[12]   - (W1C) LP_MU_EDCA12_START_INT
    LP_MU_EDCA13_START_INT[13]   - (W1C) LP_MU_EDCA13_START_INT
    LP_MU_EDCA14_START_INT[14]   - (W1C) LP_MU_EDCA14_START_INT
    LP_MU_EDCA15_START_INT[15]   - (W1C) LP_MU_EDCA15_START_INT
    LP_MU_EDCA0_END_INT[16]      - (W1C) LP_MU_EDCA0_END_INT
    LP_MU_EDCA1_END_INT[17]      - (W1C) LP_MU_EDCA1_END_INT
    LP_MU_EDCA2_END_INT[18]      - (W1C) LP_MU_EDCA2_END_INT
    LP_MU_EDCA3_END_INT[19]      - (W1C) LP_MU_EDCA3_END_INT
    LP_MU_EDCA4_END_INT[20]      - (W1C) LP_MU_EDCA4_END_INT
    LP_MU_EDCA5_END_INT[21]      - (W1C) LP_MU_EDCA5_END_INT
    LP_MU_EDCA6_END_INT[22]      - (W1C) LP_MU_EDCA6_END_INT
    LP_MU_EDCA7_END_INT[23]      - (W1C) LP_MU_EDCA7_END_INT
    LP_MU_EDCA8_END_INT[24]      - (W1C) LP_MU_EDCA8_END_INT
    LP_MU_EDCA9_END_INT[25]      - (W1C) LP_MU_EDCA9_END_INT
    LP_MU_EDCA10_END_INT[26]     - (W1C) LP_MU_EDCA10_END_INT
    LP_MU_EDCA11_END_INT[27]     - (W1C) LP_MU_EDCA11_END_INT
    LP_MU_EDCA12_END_INT[28]     - (W1C) LP_MU_EDCA12_END_INT
    LP_MU_EDCA13_END_INT[29]     - (W1C) LP_MU_EDCA13_END_INT
    LP_MU_EDCA14_END_INT[30]     - (W1C) LP_MU_EDCA14_END_INT
    LP_MU_EDCA15_END_INT[31]     - (W1C) LP_MU_EDCA15_END_INT

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_END_INT_MASK 0x80000000                // LP_MU_EDCA15_END_INT[31]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_END_INT_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_END_INT_MASK 0x40000000                // LP_MU_EDCA14_END_INT[30]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_END_INT_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_END_INT_MASK 0x20000000                // LP_MU_EDCA13_END_INT[29]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_END_INT_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_END_INT_MASK 0x10000000                // LP_MU_EDCA12_END_INT[28]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_END_INT_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_END_INT_MASK 0x08000000                // LP_MU_EDCA11_END_INT[27]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_END_INT_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_END_INT_MASK 0x04000000                // LP_MU_EDCA10_END_INT[26]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_END_INT_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_END_INT_MASK 0x02000000                // LP_MU_EDCA9_END_INT[25]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_END_INT_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_END_INT_MASK 0x01000000                // LP_MU_EDCA8_END_INT[24]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_END_INT_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_END_INT_MASK 0x00800000                // LP_MU_EDCA7_END_INT[23]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_END_INT_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_END_INT_MASK 0x00400000                // LP_MU_EDCA6_END_INT[22]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_END_INT_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_END_INT_MASK 0x00200000                // LP_MU_EDCA5_END_INT[21]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_END_INT_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_END_INT_MASK 0x00100000                // LP_MU_EDCA4_END_INT[20]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_END_INT_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_END_INT_MASK 0x00080000                // LP_MU_EDCA3_END_INT[19]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_END_INT_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_END_INT_MASK 0x00040000                // LP_MU_EDCA2_END_INT[18]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_END_INT_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_END_INT_MASK 0x00020000                // LP_MU_EDCA1_END_INT[17]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_END_INT_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_END_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_END_INT_MASK 0x00010000                // LP_MU_EDCA0_END_INT[16]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_END_INT_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_START_INT_MASK 0x00008000                // LP_MU_EDCA15_START_INT[15]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA15_START_INT_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_START_INT_MASK 0x00004000                // LP_MU_EDCA14_START_INT[14]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA14_START_INT_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_START_INT_MASK 0x00002000                // LP_MU_EDCA13_START_INT[13]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA13_START_INT_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_START_INT_MASK 0x00001000                // LP_MU_EDCA12_START_INT[12]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA12_START_INT_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_START_INT_MASK 0x00000800                // LP_MU_EDCA11_START_INT[11]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA11_START_INT_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_START_INT_MASK 0x00000400                // LP_MU_EDCA10_START_INT[10]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA10_START_INT_SHFT 10
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_START_INT_MASK 0x00000200                // LP_MU_EDCA9_START_INT[9]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA9_START_INT_SHFT 9
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_START_INT_MASK 0x00000100                // LP_MU_EDCA8_START_INT[8]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA8_START_INT_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_START_INT_MASK 0x00000080                // LP_MU_EDCA7_START_INT[7]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA7_START_INT_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_START_INT_MASK 0x00000040                // LP_MU_EDCA6_START_INT[6]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA6_START_INT_SHFT 6
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_START_INT_MASK 0x00000020                // LP_MU_EDCA5_START_INT[5]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA5_START_INT_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_START_INT_MASK 0x00000010                // LP_MU_EDCA4_START_INT[4]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA4_START_INT_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_START_INT_MASK 0x00000008                // LP_MU_EDCA3_START_INT[3]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA3_START_INT_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_START_INT_MASK 0x00000004                // LP_MU_EDCA2_START_INT[2]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA2_START_INT_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_START_INT_MASK 0x00000002                // LP_MU_EDCA1_START_INT[1]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA1_START_INT_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_START_INT_ADDR BN0_WF_INT_WAKEUP_TOP_HWISR10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_START_INT_MASK 0x00000001                // LP_MU_EDCA0_START_INT[0]
#define BN0_WF_INT_WAKEUP_TOP_HWISR10_LP_MU_EDCA0_START_INT_SHFT 0

/* =====================================================================================

  ---AHB_CLK_CTL (0x820EC000 + 0x05C)---

    RESERVED0[0]                 - (RO) Reserved bits
    CTRL_BY_DMA[1]               - (RW) AHB clk controlled by DMA
    CTRL_BY_LP[2]                - (RW) AHB clk on when LP is not in SLEEP status
    ALWAYS_ON[3]                 - (RW) AHB clk always on
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ALWAYS_ON_ADDR       BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ADDR
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ALWAYS_ON_MASK       0x00000008                // ALWAYS_ON[3]
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ALWAYS_ON_SHFT       3
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_LP_ADDR      BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ADDR
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_LP_MASK      0x00000004                // CTRL_BY_LP[2]
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_LP_SHFT      2
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_DMA_ADDR     BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_ADDR
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_DMA_MASK     0x00000002                // CTRL_BY_DMA[1]
#define BN0_WF_INT_WAKEUP_TOP_AHB_CLK_CTL_CTRL_BY_DMA_SHFT     1

/* =====================================================================================

  ---WIER0 (0x820EC000 + 0x060)---

    RESERVED0[3..0]              - (RO) Reserved bits
    TSF2_MAX_DRIFT_EN[4]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF3_MAX_DRIFT_EN[5]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP2_INT_EN[6]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP3_INT_EN[7]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED8[8]                 - (RO) Reserved bits
    TTTT0_EN[9]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_PRE_RX_DONE_EN[10]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_BEACON_T_OK_EN[11]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED12[12]               - (RO) Reserved bits
    MEASUREMENT_DONE_EN[13]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    QUIET0_DONE_EN[14]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_EN[15]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T0_TIME_EN[16]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T1_TIME_EN[17]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T2_TIME_EN[18]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T3_TIME_EN[19]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T8_TIME_EN[20]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_EN[21]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_EN[22]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT0_EN[23]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT0_EN[24]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF0_MAX_DRIFT_EN[25]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF1_MAX_DRIFT_EN[26]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    SP_END_EN[27]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED28[28]               - (RO) Reserved bits
    BTIM_TIMEOUT0_EN[29]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_ABNORMAL_INT_EN[30]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT0_EN[31]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_BMC_TIMEOUT0_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_BMC_TIMEOUT0_EN_MASK  0x80000000                // BTIM_BMC_TIMEOUT0_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_BMC_TIMEOUT0_EN_SHFT  31
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_ABNORMAL_INT_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_ABNORMAL_INT_EN_MASK   0x40000000                // WF0_ABNORMAL_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_ABNORMAL_INT_EN_SHFT   30
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_TIMEOUT0_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_TIMEOUT0_EN_MASK      0x20000000                // BTIM_TIMEOUT0_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BTIM_TIMEOUT0_EN_SHFT      29
#define BN0_WF_INT_WAKEUP_TOP_WIER0_SP_END_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_SP_END_EN_MASK             0x08000000                // SP_END_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_SP_END_EN_SHFT             27
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF1_MAX_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF1_MAX_DRIFT_EN_MASK     0x04000000                // TSF1_MAX_DRIFT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF1_MAX_DRIFT_EN_SHFT     26
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF0_MAX_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF0_MAX_DRIFT_EN_MASK     0x02000000                // TSF0_MAX_DRIFT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF0_MAX_DRIFT_EN_SHFT     25
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BMC_TIMEOUT0_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BMC_TIMEOUT0_EN_MASK       0x01000000                // BMC_TIMEOUT0_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BMC_TIMEOUT0_EN_SHFT       24
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BCN_TIMEOUT0_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BCN_TIMEOUT0_EN_MASK       0x00800000                // BCN_TIMEOUT0_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_BCN_TIMEOUT0_EN_SHFT       23
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETBTT0_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETBTT0_EN_MASK           0x00400000                // PRETBTT0_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETBTT0_EN_SHFT           22
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TBTT0_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TBTT0_EN_MASK              0x00200000                // TBTT0_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TBTT0_EN_SHFT              21
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T8_TIME_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T8_TIME_EN_MASK            0x00100000                // T8_TIME_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T8_TIME_EN_SHFT            20
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T3_TIME_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T3_TIME_EN_MASK            0x00080000                // T3_TIME_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T3_TIME_EN_SHFT            19
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T2_TIME_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T2_TIME_EN_MASK            0x00040000                // T2_TIME_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T2_TIME_EN_SHFT            18
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T1_TIME_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T1_TIME_EN_MASK            0x00020000                // T1_TIME_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T1_TIME_EN_SHFT            17
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T0_TIME_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T0_TIME_EN_MASK            0x00010000                // T0_TIME_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_T0_TIME_EN_SHFT            16
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETTTT0_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETTTT0_EN_MASK           0x00008000                // PRETTTT0_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_PRETTTT0_EN_SHFT           15
#define BN0_WF_INT_WAKEUP_TOP_WIER0_QUIET0_DONE_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_QUIET0_DONE_EN_MASK        0x00004000                // QUIET0_DONE_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_QUIET0_DONE_EN_SHFT        14
#define BN0_WF_INT_WAKEUP_TOP_WIER0_MEASUREMENT_DONE_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_MEASUREMENT_DONE_EN_MASK   0x00002000                // MEASUREMENT_DONE_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_MEASUREMENT_DONE_EN_SHFT   13
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_BEACON_T_OK_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_BEACON_T_OK_EN_MASK    0x00000800                // WF0_BEACON_T_OK_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_BEACON_T_OK_EN_SHFT    11
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_PRE_RX_DONE_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_PRE_RX_DONE_EN_MASK    0x00000400                // WF0_PRE_RX_DONE_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_WF0_PRE_RX_DONE_EN_SHFT    10
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TTTT0_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TTTT0_EN_MASK              0x00000200                // TTTT0_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TTTT0_EN_SHFT              9
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP3_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP3_INT_EN_MASK          0x00000080                // TRAP3_INT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP3_INT_EN_SHFT          7
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP2_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP2_INT_EN_MASK          0x00000040                // TRAP2_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TRAP2_INT_EN_SHFT          6
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF3_MAX_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF3_MAX_DRIFT_EN_MASK     0x00000020                // TSF3_MAX_DRIFT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF3_MAX_DRIFT_EN_SHFT     5
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF2_MAX_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF2_MAX_DRIFT_EN_MASK     0x00000010                // TSF2_MAX_DRIFT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER0_TSF2_MAX_DRIFT_EN_SHFT     4

/* =====================================================================================

  ---WIER1 (0x820EC000 + 0x064)---

    TTTT1_EN[0]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED1[2..1]              - (RO) Reserved bits
    RCPI_INT_EN[3]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC0_PHYRX_ERR_INT_EN[4]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC0_TMR_NDP_TOA_INT_EN[5]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_FTIMER_INT_EN[6]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    MACON_NO_DEFINE_EN[7]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT1_EN[8]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT1_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT1_EN[10]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT1_EN[11]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_RW_ENTER_PROTECT_EN[12] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_RW_EXIT_PROTECT_EN[13]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT1_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT1_EN[15]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT1_EN[16]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TXBF0_PFCMD_DONE_INT_EN[17]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP0_INT_EN[18]             - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP0_LGRX_BCN_EXIT_INT0_EN[19] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_NDPA0_TOUT_INT_EN[20]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT2_EN[21]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT2_EN[22]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT2_EN[23]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT2_EN[24]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_COTX_RW_ENTER_PROTECT_EN[25] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_COTX_RW_EXIT_PROTECT_EN[26] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED27[27]               - (RO) Reserved bits
    WTBLON_SEARCH_MISS_INT_EN[28] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_TXCNT_OVERFLOW_INT_EN[29] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_ADMCNT_OVERFLOW_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_RATE_CHANGE_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_RATE_CHANGE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_RATE_CHANGE_INT_EN_MASK 0x80000000                // WTBLON_RATE_CHANGE_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_RATE_CHANGE_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_MASK 0x40000000                // WTBLON_ADMCNT_OVERFLOW_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_MASK 0x20000000                // WTBLON_TXCNT_OVERFLOW_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_SEARCH_MISS_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_SEARCH_MISS_INT_EN_MASK 0x10000000                // WTBLON_SEARCH_MISS_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WTBLON_SEARCH_MISS_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_MASK 0x04000000                // ARB0_COTX_RW_EXIT_PROTECT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_MASK 0x02000000                // ARB0_COTX_RW_ENTER_PROTECT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT2_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT2_EN_MASK       0x01000000                // BMC_TIMEOUT2_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT2_EN_SHFT       24
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT2_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT2_EN_MASK       0x00800000                // BCN_TIMEOUT2_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT2_EN_SHFT       23
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT2_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT2_EN_MASK           0x00400000                // PRETBTT2_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT2_EN_SHFT           22
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT2_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT2_EN_MASK              0x00200000                // TBTT2_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT2_EN_SHFT              21
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP_NDPA0_TOUT_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP_NDPA0_TOUT_INT_EN_MASK  0x00100000                // LP_NDPA0_TOUT_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP_NDPA0_TOUT_INT_EN_SHFT  20
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP0_LGRX_BCN_EXIT_INT0_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP0_LGRX_BCN_EXIT_INT0_EN_MASK 0x00080000                // LP0_LGRX_BCN_EXIT_INT0_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_LP0_LGRX_BCN_EXIT_INT0_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TRAP0_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TRAP0_INT_EN_MASK          0x00040000                // TRAP0_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TRAP0_INT_EN_SHFT          18
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TXBF0_PFCMD_DONE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TXBF0_PFCMD_DONE_INT_EN_MASK 0x00020000                // TXBF0_PFCMD_DONE_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TXBF0_PFCMD_DONE_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_BMC_TIMEOUT1_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_BMC_TIMEOUT1_EN_MASK  0x00010000                // BTIM_BMC_TIMEOUT1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_BMC_TIMEOUT1_EN_SHFT  16
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_TIMEOUT1_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_TIMEOUT1_EN_MASK      0x00008000                // BTIM_TIMEOUT1_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BTIM_TIMEOUT1_EN_SHFT      15
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETTTT1_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETTTT1_EN_MASK           0x00004000                // PRETTTT1_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETTTT1_EN_SHFT           14
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_EXIT_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_EXIT_PROTECT_EN_MASK 0x00002000                // ARB0_RW_EXIT_PROTECT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_EXIT_PROTECT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_ENTER_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_ENTER_PROTECT_EN_MASK 0x00001000                // ARB0_RW_ENTER_PROTECT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_ARB0_RW_ENTER_PROTECT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT1_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT1_EN_MASK       0x00000800                // BMC_TIMEOUT1_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BMC_TIMEOUT1_EN_SHFT       11
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT1_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT1_EN_MASK       0x00000400                // BCN_TIMEOUT1_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_BCN_TIMEOUT1_EN_SHFT       10
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT1_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT1_EN_MASK           0x00000200                // PRETBTT1_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_PRETBTT1_EN_SHFT           9
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT1_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT1_EN_MASK              0x00000100                // TBTT1_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TBTT1_EN_SHFT              8
#define BN0_WF_INT_WAKEUP_TOP_WIER1_MACON_NO_DEFINE_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_MACON_NO_DEFINE_EN_MASK    0x00000080                // MACON_NO_DEFINE_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_MACON_NO_DEFINE_EN_SHFT    7
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WF_FTIMER_INT_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WF_FTIMER_INT_EN_MASK      0x00000040                // WF_FTIMER_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_WF_FTIMER_INT_EN_SHFT      6
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_TMR_NDP_TOA_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_TMR_NDP_TOA_INT_EN_MASK 0x00000020                // RMAC0_TMR_NDP_TOA_INT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_TMR_NDP_TOA_INT_EN_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_PHYRX_ERR_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_PHYRX_ERR_INT_EN_MASK 0x00000010                // RMAC0_PHYRX_ERR_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RMAC0_PHYRX_ERR_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RCPI_INT_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RCPI_INT_EN_MASK           0x00000008                // RCPI_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_RCPI_INT_EN_SHFT           3
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TTTT1_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TTTT1_EN_MASK              0x00000001                // TTTT1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER1_TTTT1_EN_SHFT              0

/* =====================================================================================

  ---WIER2 (0x820EC000 + 0x068)---

    TIMEUP_CHK_LP_EN[0]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT2_EN[1]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT2_EN[2]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT2_EN[3]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT2_EN[4]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT3_EN[5]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP1_INT_EN[6]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT3_EN[7]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT3_EN[8]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT3_EN[9]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT3_EN[10]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT3_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT3_EN[12]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT3_EN[13]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED14[19..14]           - (RO) Reserved bits
    ARB0_MDRDY_PPDUTIME_EN[20]   - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TMAC0_ABNOR_TX_INT_EN[21]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED22[30..22]           - (RO) Reserved bits
    TXBF0_PFCMD_FAIL_INT_EN[31]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TXBF0_PFCMD_FAIL_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TXBF0_PFCMD_FAIL_INT_EN_MASK 0x80000000                // TXBF0_PFCMD_FAIL_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TXBF0_PFCMD_FAIL_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TMAC0_ABNOR_TX_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TMAC0_ABNOR_TX_INT_EN_MASK 0x00200000                // TMAC0_ABNOR_TX_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TMAC0_ABNOR_TX_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_WIER2_ARB0_MDRDY_PPDUTIME_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_ARB0_MDRDY_PPDUTIME_EN_MASK 0x00100000                // ARB0_MDRDY_PPDUTIME_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_ARB0_MDRDY_PPDUTIME_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BMC_TIMEOUT3_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BMC_TIMEOUT3_EN_MASK       0x00002000                // BMC_TIMEOUT3_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BMC_TIMEOUT3_EN_SHFT       13
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BCN_TIMEOUT3_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BCN_TIMEOUT3_EN_MASK       0x00001000                // BCN_TIMEOUT3_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BCN_TIMEOUT3_EN_SHFT       12
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETBTT3_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETBTT3_EN_MASK           0x00000800                // PRETBTT3_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETBTT3_EN_SHFT           11
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TBTT3_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TBTT3_EN_MASK              0x00000400                // TBTT3_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TBTT3_EN_SHFT              10
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT3_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT3_EN_MASK  0x00000200                // BTIM_BMC_TIMEOUT3_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT3_EN_SHFT  9
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT3_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT3_EN_MASK      0x00000100                // BTIM_TIMEOUT3_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT3_EN_SHFT      8
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT3_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT3_EN_MASK           0x00000080                // PRETTTT3_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT3_EN_SHFT           7
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TRAP1_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TRAP1_INT_EN_MASK          0x00000040                // TRAP1_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TRAP1_INT_EN_SHFT          6
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT3_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT3_EN_MASK              0x00000020                // TTTT3_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT3_EN_SHFT              5
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT2_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT2_EN_MASK  0x00000010                // BTIM_BMC_TIMEOUT2_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_BMC_TIMEOUT2_EN_SHFT  4
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT2_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT2_EN_MASK      0x00000008                // BTIM_TIMEOUT2_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_BTIM_TIMEOUT2_EN_SHFT      3
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT2_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT2_EN_MASK           0x00000004                // PRETTTT2_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_PRETTTT2_EN_SHFT           2
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT2_EN_ADDR              BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT2_EN_MASK              0x00000002                // TTTT2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TTTT2_EN_SHFT              1
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TIMEUP_CHK_LP_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_WIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TIMEUP_CHK_LP_EN_MASK      0x00000001                // TIMEUP_CHK_LP_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER2_TIMEUP_CHK_LP_EN_SHFT      0

/* =====================================================================================

  ---WIER3 (0x820EC000 + 0x06C)---

    TBTT0_1_EN[0]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_2_EN[1]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_3_EN[2]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_4_EN[3]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_5_EN[4]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_6_EN[5]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_7_EN[6]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_8_EN[7]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_9_EN[8]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_10_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_11_EN[10]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_12_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_13_EN[12]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_14_EN[13]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_15_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    PRETBTT0_1_EN[16]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_2_EN[17]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_3_EN[18]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_4_EN[19]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_5_EN[20]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_6_EN[21]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_7_EN[22]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_8_EN[23]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_9_EN[24]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_10_EN[25]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_11_EN[26]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_12_EN[27]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_13_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_14_EN[29]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_15_EN[30]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_15_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_15_EN_MASK        0x40000000                // PRETBTT0_15_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_15_EN_SHFT        30
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_14_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_14_EN_MASK        0x20000000                // PRETBTT0_14_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_14_EN_SHFT        29
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_13_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_13_EN_MASK        0x10000000                // PRETBTT0_13_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_13_EN_SHFT        28
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_12_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_12_EN_MASK        0x08000000                // PRETBTT0_12_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_12_EN_SHFT        27
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_11_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_11_EN_MASK        0x04000000                // PRETBTT0_11_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_11_EN_SHFT        26
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_10_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_10_EN_MASK        0x02000000                // PRETBTT0_10_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_10_EN_SHFT        25
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_9_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_9_EN_MASK         0x01000000                // PRETBTT0_9_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_9_EN_SHFT         24
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_8_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_8_EN_MASK         0x00800000                // PRETBTT0_8_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_8_EN_SHFT         23
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_7_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_7_EN_MASK         0x00400000                // PRETBTT0_7_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_7_EN_SHFT         22
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_6_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_6_EN_MASK         0x00200000                // PRETBTT0_6_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_6_EN_SHFT         21
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_5_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_5_EN_MASK         0x00100000                // PRETBTT0_5_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_5_EN_SHFT         20
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_4_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_4_EN_MASK         0x00080000                // PRETBTT0_4_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_4_EN_SHFT         19
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_3_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_3_EN_MASK         0x00040000                // PRETBTT0_3_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_3_EN_SHFT         18
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_2_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_2_EN_MASK         0x00020000                // PRETBTT0_2_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_2_EN_SHFT         17
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_1_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_1_EN_MASK         0x00010000                // PRETBTT0_1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_PRETBTT0_1_EN_SHFT         16
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_15_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_15_EN_MASK           0x00004000                // TBTT0_15_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_15_EN_SHFT           14
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_14_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_14_EN_MASK           0x00002000                // TBTT0_14_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_14_EN_SHFT           13
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_13_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_13_EN_MASK           0x00001000                // TBTT0_13_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_13_EN_SHFT           12
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_12_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_12_EN_MASK           0x00000800                // TBTT0_12_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_12_EN_SHFT           11
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_11_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_11_EN_MASK           0x00000400                // TBTT0_11_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_11_EN_SHFT           10
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_10_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_10_EN_MASK           0x00000200                // TBTT0_10_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_10_EN_SHFT           9
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_9_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_9_EN_MASK            0x00000100                // TBTT0_9_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_9_EN_SHFT            8
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_8_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_8_EN_MASK            0x00000080                // TBTT0_8_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_8_EN_SHFT            7
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_7_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_7_EN_MASK            0x00000040                // TBTT0_7_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_7_EN_SHFT            6
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_6_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_6_EN_MASK            0x00000020                // TBTT0_6_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_6_EN_SHFT            5
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_5_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_5_EN_MASK            0x00000010                // TBTT0_5_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_5_EN_SHFT            4
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_4_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_4_EN_MASK            0x00000008                // TBTT0_4_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_4_EN_SHFT            3
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_3_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_3_EN_MASK            0x00000004                // TBTT0_3_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_3_EN_SHFT            2
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_2_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_2_EN_MASK            0x00000002                // TBTT0_2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_2_EN_SHFT            1
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_1_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_1_EN_MASK            0x00000001                // TBTT0_1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER3_TBTT0_1_EN_SHFT            0

/* =====================================================================================

  ---WIER4 (0x820EC000 + 0x070)---

    TTTT0_1_EN[0]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_2_EN[1]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_3_EN[2]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_4_EN[3]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_5_EN[4]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_6_EN[5]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_7_EN[6]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_8_EN[7]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_9_EN[8]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_10_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_11_EN[10]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_12_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_13_EN[12]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_14_EN[13]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_15_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    PRETTTT0_1_EN[16]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_2_EN[17]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_3_EN[18]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_4_EN[19]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_5_EN[20]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_6_EN[21]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_7_EN[22]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_8_EN[23]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_9_EN[24]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_10_EN[25]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_11_EN[26]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_12_EN[27]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_13_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_14_EN[29]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_15_EN[30]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_15_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_15_EN_MASK        0x40000000                // PRETTTT0_15_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_15_EN_SHFT        30
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_14_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_14_EN_MASK        0x20000000                // PRETTTT0_14_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_14_EN_SHFT        29
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_13_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_13_EN_MASK        0x10000000                // PRETTTT0_13_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_13_EN_SHFT        28
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_12_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_12_EN_MASK        0x08000000                // PRETTTT0_12_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_12_EN_SHFT        27
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_11_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_11_EN_MASK        0x04000000                // PRETTTT0_11_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_11_EN_SHFT        26
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_10_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_10_EN_MASK        0x02000000                // PRETTTT0_10_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_10_EN_SHFT        25
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_9_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_9_EN_MASK         0x01000000                // PRETTTT0_9_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_9_EN_SHFT         24
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_8_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_8_EN_MASK         0x00800000                // PRETTTT0_8_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_8_EN_SHFT         23
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_7_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_7_EN_MASK         0x00400000                // PRETTTT0_7_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_7_EN_SHFT         22
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_6_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_6_EN_MASK         0x00200000                // PRETTTT0_6_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_6_EN_SHFT         21
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_5_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_5_EN_MASK         0x00100000                // PRETTTT0_5_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_5_EN_SHFT         20
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_4_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_4_EN_MASK         0x00080000                // PRETTTT0_4_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_4_EN_SHFT         19
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_3_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_3_EN_MASK         0x00040000                // PRETTTT0_3_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_3_EN_SHFT         18
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_2_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_2_EN_MASK         0x00020000                // PRETTTT0_2_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_2_EN_SHFT         17
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_1_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_1_EN_MASK         0x00010000                // PRETTTT0_1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_PRETTTT0_1_EN_SHFT         16
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_15_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_15_EN_MASK           0x00004000                // TTTT0_15_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_15_EN_SHFT           14
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_14_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_14_EN_MASK           0x00002000                // TTTT0_14_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_14_EN_SHFT           13
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_13_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_13_EN_MASK           0x00001000                // TTTT0_13_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_13_EN_SHFT           12
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_12_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_12_EN_MASK           0x00000800                // TTTT0_12_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_12_EN_SHFT           11
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_11_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_11_EN_MASK           0x00000400                // TTTT0_11_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_11_EN_SHFT           10
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_10_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_10_EN_MASK           0x00000200                // TTTT0_10_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_10_EN_SHFT           9
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_9_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_9_EN_MASK            0x00000100                // TTTT0_9_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_9_EN_SHFT            8
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_8_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_8_EN_MASK            0x00000080                // TTTT0_8_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_8_EN_SHFT            7
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_7_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_7_EN_MASK            0x00000040                // TTTT0_7_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_7_EN_SHFT            6
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_6_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_6_EN_MASK            0x00000020                // TTTT0_6_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_6_EN_SHFT            5
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_5_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_5_EN_MASK            0x00000010                // TTTT0_5_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_5_EN_SHFT            4
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_4_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_4_EN_MASK            0x00000008                // TTTT0_4_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_4_EN_SHFT            3
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_3_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_3_EN_MASK            0x00000004                // TTTT0_3_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_3_EN_SHFT            2
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_2_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_2_EN_MASK            0x00000002                // TTTT0_2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_2_EN_SHFT            1
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_1_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_WIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_1_EN_MASK            0x00000001                // TTTT0_1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER4_TTTT0_1_EN_SHFT            0

/* =====================================================================================

  ---WIER6 (0x820EC000 + 0x078)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WF_NAN_5G_DW_END_INT_EN[2]   - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_NAN_2P4G_DW_END_INT_EN[3] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_NAN_TSF_DRIFT_OVFL_INT_EN[4] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED5[6..5]              - (RO) Reserved bits
    ETXBF0_BF_SP_ABORT_EN[7]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED8[10..8]             - (RO) Reserved bits
    DMA0_RX_WB_NOT_IDLE_INT_EN[11] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED12[12]               - (RO) Reserved bits
    DMA0_TX_WB_NOT_IDLE_INT_EN[13] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    DBG_DURATION_INT_EN[14]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    DYNAMIC_SOUNDING_INT_EN[15]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DYNAMIC_SOUNDING_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DYNAMIC_SOUNDING_INT_EN_MASK 0x00008000                // DYNAMIC_SOUNDING_INT_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DYNAMIC_SOUNDING_INT_EN_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DBG_DURATION_INT_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DBG_DURATION_INT_EN_MASK   0x00004000                // DBG_DURATION_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DBG_DURATION_INT_EN_SHFT   14
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_MASK 0x00002000                // DMA0_TX_WB_NOT_IDLE_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_MASK 0x00000800                // DMA0_RX_WB_NOT_IDLE_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_WIER6_ETXBF0_BF_SP_ABORT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_ETXBF0_BF_SP_ABORT_EN_MASK 0x00000080                // ETXBF0_BF_SP_ABORT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_ETXBF0_BF_SP_ABORT_EN_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_MASK 0x00000010                // WF_NAN_TSF_DRIFT_OVFL_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_2P4G_DW_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_2P4G_DW_END_INT_EN_MASK 0x00000008                // WF_NAN_2P4G_DW_END_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_2P4G_DW_END_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_5G_DW_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_5G_DW_END_INT_EN_MASK 0x00000004                // WF_NAN_5G_DW_END_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER6_WF_NAN_5G_DW_END_INT_EN_SHFT 2

/* =====================================================================================

  ---WIER7 (0x820EC000 + 0x07C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    ETXBF0_NOT_IDLE_INT_EN[2]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED3[3]                 - (RO) Reserved bits
    LP0_NOT_IDLE_INT_EN[4]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED5[7..5]              - (RO) Reserved bits
    RMAC0_NOT_IDLE_INT_EN[8]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED9[9]                 - (RO) Reserved bits
    TRB0_NOT_IDLE_INT_EN[10]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED11[13..11]           - (RO) Reserved bits
    WTBL0_NOT_IDLE_INT_EN[14]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    DMA0_RX_NOT_IDLE_INT_EN[16]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED17[17]               - (RO) Reserved bits
    TMAC0_NOT_IDLE_INT_EN[18]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED19[19]               - (RO) Reserved bits
    AGG0_NOT_IDLE_INT_EN[20]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED21[21]               - (RO) Reserved bits
    ARB0_NOT_IDLE_INT_EN[22]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED23[23]               - (RO) Reserved bits
    TRB_RX0_INT_EN[24]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED25[27..25]           - (RO) Reserved bits
    TRB_TX0_INT_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED29[30..29]           - (RO) Reserved bits
    DMA0_TX_NOT_IDLE_INT_EN[31]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_TX_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_TX_NOT_IDLE_INT_EN_MASK 0x80000000                // DMA0_TX_NOT_IDLE_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_TX_NOT_IDLE_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_TX0_INT_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_TX0_INT_EN_MASK        0x10000000                // TRB_TX0_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_TX0_INT_EN_SHFT        28
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_RX0_INT_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_RX0_INT_EN_MASK        0x01000000                // TRB_RX0_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB_RX0_INT_EN_SHFT        24
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ARB0_NOT_IDLE_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ARB0_NOT_IDLE_INT_EN_MASK  0x00400000                // ARB0_NOT_IDLE_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ARB0_NOT_IDLE_INT_EN_SHFT  22
#define BN0_WF_INT_WAKEUP_TOP_WIER7_AGG0_NOT_IDLE_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_AGG0_NOT_IDLE_INT_EN_MASK  0x00100000                // AGG0_NOT_IDLE_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_AGG0_NOT_IDLE_INT_EN_SHFT  20
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TMAC0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TMAC0_NOT_IDLE_INT_EN_MASK 0x00040000                // TMAC0_NOT_IDLE_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TMAC0_NOT_IDLE_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_RX_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_RX_NOT_IDLE_INT_EN_MASK 0x00010000                // DMA0_RX_NOT_IDLE_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_DMA0_RX_NOT_IDLE_INT_EN_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_WIER7_WTBL0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_WTBL0_NOT_IDLE_INT_EN_MASK 0x00004000                // WTBL0_NOT_IDLE_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_WTBL0_NOT_IDLE_INT_EN_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB0_NOT_IDLE_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB0_NOT_IDLE_INT_EN_MASK  0x00000400                // TRB0_NOT_IDLE_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_TRB0_NOT_IDLE_INT_EN_SHFT  10
#define BN0_WF_INT_WAKEUP_TOP_WIER7_RMAC0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_RMAC0_NOT_IDLE_INT_EN_MASK 0x00000100                // RMAC0_NOT_IDLE_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_RMAC0_NOT_IDLE_INT_EN_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_WIER7_LP0_NOT_IDLE_INT_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_LP0_NOT_IDLE_INT_EN_MASK   0x00000010                // LP0_NOT_IDLE_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_LP0_NOT_IDLE_INT_EN_SHFT   4
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ETXBF0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ETXBF0_NOT_IDLE_INT_EN_MASK 0x00000004                // ETXBF0_NOT_IDLE_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER7_ETXBF0_NOT_IDLE_INT_EN_SHFT 2

/* =====================================================================================

  ---WIER8 (0x820EC000 + 0x080)---

    LP_TTSR0_DRIFT_INT_EN[0]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR1_DRIFT_INT_EN[1]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR2_DRIFT_INT_EN[2]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR3_DRIFT_INT_EN[3]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED4[7..4]              - (RO) Reserved bits
    TWT0_INT_EN[8]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_INT_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT0_DRIFT_INT_EN[10]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_DRIFT_INT_EN[11]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT0_INSTANT_DRIFT_INT_EN[12] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_INSTANT_DRIFT_INT_EN[13] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED14[15..14]           - (RO) Reserved bits
    TSF0_MIN_DRIFT_EN[16]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF1_MIN_DRIFT_EN[17]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF2_MIN_DRIFT_EN[18]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF3_MIN_DRIFT_EN[19]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED20[29..20]           - (RO) Reserved bits
    AGG_SMALL_RU_SIZE_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    AGG_PKT_DUR_UNEXP_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_PKT_DUR_UNEXP_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_PKT_DUR_UNEXP_INT_EN_MASK 0x80000000                // AGG_PKT_DUR_UNEXP_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_PKT_DUR_UNEXP_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_SMALL_RU_SIZE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_SMALL_RU_SIZE_INT_EN_MASK 0x40000000                // AGG_SMALL_RU_SIZE_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_AGG_SMALL_RU_SIZE_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF3_MIN_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF3_MIN_DRIFT_EN_MASK     0x00080000                // TSF3_MIN_DRIFT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF3_MIN_DRIFT_EN_SHFT     19
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF2_MIN_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF2_MIN_DRIFT_EN_MASK     0x00040000                // TSF2_MIN_DRIFT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF2_MIN_DRIFT_EN_SHFT     18
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF1_MIN_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF1_MIN_DRIFT_EN_MASK     0x00020000                // TSF1_MIN_DRIFT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF1_MIN_DRIFT_EN_SHFT     17
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF0_MIN_DRIFT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF0_MIN_DRIFT_EN_MASK     0x00010000                // TSF0_MIN_DRIFT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TSF0_MIN_DRIFT_EN_SHFT     16
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INSTANT_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INSTANT_DRIFT_INT_EN_MASK 0x00002000                // TWT1_INSTANT_DRIFT_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INSTANT_DRIFT_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INSTANT_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INSTANT_DRIFT_INT_EN_MASK 0x00001000                // TWT0_INSTANT_DRIFT_INT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INSTANT_DRIFT_INT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_DRIFT_INT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_DRIFT_INT_EN_MASK     0x00000800                // TWT1_DRIFT_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_DRIFT_INT_EN_SHFT     11
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_DRIFT_INT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_DRIFT_INT_EN_MASK     0x00000400                // TWT0_DRIFT_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_DRIFT_INT_EN_SHFT     10
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INT_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INT_EN_MASK           0x00000200                // TWT1_INT_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT1_INT_EN_SHFT           9
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INT_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INT_EN_MASK           0x00000100                // TWT0_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_TWT0_INT_EN_SHFT           8
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR3_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR3_DRIFT_INT_EN_MASK 0x00000008                // LP_TTSR3_DRIFT_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR3_DRIFT_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR2_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR2_DRIFT_INT_EN_MASK 0x00000004                // LP_TTSR2_DRIFT_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR2_DRIFT_INT_EN_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR1_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR1_DRIFT_INT_EN_MASK 0x00000002                // LP_TTSR1_DRIFT_INT_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR1_DRIFT_INT_EN_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR0_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR0_DRIFT_INT_EN_MASK 0x00000001                // LP_TTSR0_DRIFT_INT_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER8_LP_TTSR0_DRIFT_INT_EN_SHFT 0

/* =====================================================================================

  ---WIER9 (0x820EC000 + 0x084)---

    RESERVED0[15..0]             - (RO) Reserved bits
    RMAC_A3_MATCH_WIDX0_INT_EN[16] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX1_INT_EN[17] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX2_INT_EN[18] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX3_INT_EN[19] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX4_INT_EN[20] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX5_INT_EN[21] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX6_INT_EN[22] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX7_INT_EN[23] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX8_INT_EN[24] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX9_INT_EN[25] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX10_INT_EN[26] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX11_INT_EN[27] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX12_INT_EN[28] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX13_INT_EN[29] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX14_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX15_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX15_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX15_INT_EN_MASK 0x80000000                // RMAC_A3_MATCH_WIDX15_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX15_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX14_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX14_INT_EN_MASK 0x40000000                // RMAC_A3_MATCH_WIDX14_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX14_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX13_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX13_INT_EN_MASK 0x20000000                // RMAC_A3_MATCH_WIDX13_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX13_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX12_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX12_INT_EN_MASK 0x10000000                // RMAC_A3_MATCH_WIDX12_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX12_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX11_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX11_INT_EN_MASK 0x08000000                // RMAC_A3_MATCH_WIDX11_INT_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX11_INT_EN_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX10_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX10_INT_EN_MASK 0x04000000                // RMAC_A3_MATCH_WIDX10_INT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX10_INT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX9_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX9_INT_EN_MASK 0x02000000                // RMAC_A3_MATCH_WIDX9_INT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX9_INT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX8_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX8_INT_EN_MASK 0x01000000                // RMAC_A3_MATCH_WIDX8_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX8_INT_EN_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX7_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX7_INT_EN_MASK 0x00800000                // RMAC_A3_MATCH_WIDX7_INT_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX7_INT_EN_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX6_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX6_INT_EN_MASK 0x00400000                // RMAC_A3_MATCH_WIDX6_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX6_INT_EN_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX5_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX5_INT_EN_MASK 0x00200000                // RMAC_A3_MATCH_WIDX5_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX5_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX4_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX4_INT_EN_MASK 0x00100000                // RMAC_A3_MATCH_WIDX4_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX4_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX3_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX3_INT_EN_MASK 0x00080000                // RMAC_A3_MATCH_WIDX3_INT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX3_INT_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX2_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX2_INT_EN_MASK 0x00040000                // RMAC_A3_MATCH_WIDX2_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX2_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX1_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX1_INT_EN_MASK 0x00020000                // RMAC_A3_MATCH_WIDX1_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX1_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX0_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX0_INT_EN_MASK 0x00010000                // RMAC_A3_MATCH_WIDX0_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER9_RMAC_A3_MATCH_WIDX0_INT_EN_SHFT 16

/* =====================================================================================

  ---WIER10 (0x820EC000 + 0x088)---

    LP_MU_EDCA0_START_INT_EN[0]  - (RW) LP_MU_EDCA0_START_INT_EN
    LP_MU_EDCA1_START_INT_EN[1]  - (RW) LP_MU_EDCA1_START_INT_EN
    LP_MU_EDCA2_START_INT_EN[2]  - (RW) LP_MU_EDCA2_START_INT_EN
    LP_MU_EDCA3_START_INT_EN[3]  - (RW) LP_MU_EDCA3_START_INT_EN
    LP_MU_EDCA4_START_INT_EN[4]  - (RW) LP_MU_EDCA4_START_INT_EN
    LP_MU_EDCA5_START_INT_EN[5]  - (RW) LP_MU_EDCA5_START_INT_EN
    LP_MU_EDCA6_START_INT_EN[6]  - (RW) LP_MU_EDCA6_START_INT_EN
    LP_MU_EDCA7_START_INT_EN[7]  - (RW) LP_MU_EDCA7_START_INT_EN
    LP_MU_EDCA8_START_INT_EN[8]  - (RW) LP_MU_EDCA8_START_INT_EN
    LP_MU_EDCA9_START_INT_EN[9]  - (RW) LP_MU_EDCA9_START_INT_EN
    LP_MU_EDCA10_START_INT_EN[10] - (RW) LP_MU_EDCA10_START_INT_EN
    LP_MU_EDCA11_START_INT_EN[11] - (RW) LP_MU_EDCA11_START_INT_EN
    LP_MU_EDCA12_START_INT_EN[12] - (RW) LP_MU_EDCA12_START_INT_EN
    LP_MU_EDCA13_START_INT_EN[13] - (RW) LP_MU_EDCA13_START_INT_EN
    LP_MU_EDCA14_START_INT_EN[14] - (RW) LP_MU_EDCA14_START_INT_EN
    LP_MU_EDCA15_START_INT_EN[15] - (RW) LP_MU_EDCA15_START_INT_EN
    LP_MU_EDCA0_END_INT_EN[16]   - (RW) LP_MU_EDCA0_END_INT_EN
    LP_MU_EDCA1_END_INT_EN[17]   - (RW) LP_MU_EDCA1_END_INT_EN
    LP_MU_EDCA2_END_INT_EN[18]   - (RW) LP_MU_EDCA2_END_INT_EN
    LP_MU_EDCA3_END_INT_EN[19]   - (RW) LP_MU_EDCA3_END_INT_EN
    LP_MU_EDCA4_END_INT_EN[20]   - (RW) LP_MU_EDCA4_END_INT_EN
    LP_MU_EDCA5_END_INT_EN[21]   - (RW) LP_MU_EDCA5_END_INT_EN
    LP_MU_EDCA6_END_INT_EN[22]   - (RW) LP_MU_EDCA6_END_INT_EN
    LP_MU_EDCA7_END_INT_EN[23]   - (RW) LP_MU_EDCA7_END_INT_EN
    LP_MU_EDCA8_END_INT_EN[24]   - (RW) LP_MU_EDCA8_END_INT_EN
    LP_MU_EDCA9_END_INT_EN[25]   - (RW) LP_MU_EDCA9_END_INT_EN
    LP_MU_EDCA10_END_INT_EN[26]  - (RW) LP_MU_EDCA10_END_INT_EN
    LP_MU_EDCA11_END_INT_EN[27]  - (RW) LP_MU_EDCA11_END_INT_EN
    LP_MU_EDCA12_END_INT_EN[28]  - (RW) LP_MU_EDCA12_END_INT_EN
    LP_MU_EDCA13_END_INT_EN[29]  - (RW) LP_MU_EDCA13_END_INT_EN
    LP_MU_EDCA14_END_INT_EN[30]  - (RW) LP_MU_EDCA14_END_INT_EN
    LP_MU_EDCA15_END_INT_EN[31]  - (RW) LP_MU_EDCA15_END_INT_EN

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_END_INT_EN_MASK 0x80000000                // LP_MU_EDCA15_END_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_END_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_END_INT_EN_MASK 0x40000000                // LP_MU_EDCA14_END_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_END_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_END_INT_EN_MASK 0x20000000                // LP_MU_EDCA13_END_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_END_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_END_INT_EN_MASK 0x10000000                // LP_MU_EDCA12_END_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_END_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_END_INT_EN_MASK 0x08000000                // LP_MU_EDCA11_END_INT_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_END_INT_EN_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_END_INT_EN_MASK 0x04000000                // LP_MU_EDCA10_END_INT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_END_INT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_END_INT_EN_MASK 0x02000000                // LP_MU_EDCA9_END_INT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_END_INT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_END_INT_EN_MASK 0x01000000                // LP_MU_EDCA8_END_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_END_INT_EN_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_END_INT_EN_MASK 0x00800000                // LP_MU_EDCA7_END_INT_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_END_INT_EN_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_END_INT_EN_MASK 0x00400000                // LP_MU_EDCA6_END_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_END_INT_EN_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_END_INT_EN_MASK 0x00200000                // LP_MU_EDCA5_END_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_END_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_END_INT_EN_MASK 0x00100000                // LP_MU_EDCA4_END_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_END_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_END_INT_EN_MASK 0x00080000                // LP_MU_EDCA3_END_INT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_END_INT_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_END_INT_EN_MASK 0x00040000                // LP_MU_EDCA2_END_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_END_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_END_INT_EN_MASK 0x00020000                // LP_MU_EDCA1_END_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_END_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_END_INT_EN_MASK 0x00010000                // LP_MU_EDCA0_END_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_END_INT_EN_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_START_INT_EN_MASK 0x00008000                // LP_MU_EDCA15_START_INT_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA15_START_INT_EN_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_START_INT_EN_MASK 0x00004000                // LP_MU_EDCA14_START_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA14_START_INT_EN_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_START_INT_EN_MASK 0x00002000                // LP_MU_EDCA13_START_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA13_START_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_START_INT_EN_MASK 0x00001000                // LP_MU_EDCA12_START_INT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA12_START_INT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_START_INT_EN_MASK 0x00000800                // LP_MU_EDCA11_START_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA11_START_INT_EN_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_START_INT_EN_MASK 0x00000400                // LP_MU_EDCA10_START_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA10_START_INT_EN_SHFT 10
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_START_INT_EN_MASK 0x00000200                // LP_MU_EDCA9_START_INT_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA9_START_INT_EN_SHFT 9
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_START_INT_EN_MASK 0x00000100                // LP_MU_EDCA8_START_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA8_START_INT_EN_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_START_INT_EN_MASK 0x00000080                // LP_MU_EDCA7_START_INT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA7_START_INT_EN_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_START_INT_EN_MASK 0x00000040                // LP_MU_EDCA6_START_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA6_START_INT_EN_SHFT 6
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_START_INT_EN_MASK 0x00000020                // LP_MU_EDCA5_START_INT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA5_START_INT_EN_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_START_INT_EN_MASK 0x00000010                // LP_MU_EDCA4_START_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA4_START_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_START_INT_EN_MASK 0x00000008                // LP_MU_EDCA3_START_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA3_START_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_START_INT_EN_MASK 0x00000004                // LP_MU_EDCA2_START_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA2_START_INT_EN_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_START_INT_EN_MASK 0x00000002                // LP_MU_EDCA1_START_INT_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA1_START_INT_EN_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_WIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_START_INT_EN_MASK 0x00000001                // LP_MU_EDCA0_START_INT_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_WIER10_LP_MU_EDCA0_START_INT_EN_SHFT 0

/* =====================================================================================

  ---HCTLR (0x820EC000 + 0x08C)---

    HIRQ_LQ_SEL[2..0]            - (RW) Controls host IRQ LQ selection
                                     The status result can be observed @HWISR1[31:16]
                                     0: All LQ INT statuses from different streams are disabled.
                                     1: All LQ INT statuses from different streams will be enabled only when all streams after AND are 1.
                                     2: All LQ INT statuses from different streams will be enabled only when all streams after OR are 1.
                                     3: All LQ INT statuses from different streams will be enabled only when stream 0 is 1.
                                     4: All LQ INT statuses from different streams will be enabled only when stream 1 is 1.
                                     5: All LQ INT statuses from different streams will be enabled only when stream 2 is 1.
                                     6: All LQ INT statuses from different streams will be enabled only when stream 3 is 1.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HCTLR_HIRQ_LQ_SEL_ADDR           BN0_WF_INT_WAKEUP_TOP_HCTLR_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HCTLR_HIRQ_LQ_SEL_MASK           0x00000007                // HIRQ_LQ_SEL[2..0]
#define BN0_WF_INT_WAKEUP_TOP_HCTLR_HIRQ_LQ_SEL_SHFT           0

/* =====================================================================================

  ---HWIER0 (0x820EC000 + 0x090)---

    RESERVED0[3..0]              - (RO) Reserved bits
    TSF2_MAX_DRIFT_EN[4]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF3_MAX_DRIFT_EN[5]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP2_INT_EN[6]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP3_INT_EN[7]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED8[8]                 - (RO) Reserved bits
    TTTT0_EN[9]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_PRE_RX_DONE_EN[10]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_BEACON_T_OK_EN[11]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED12[12]               - (RO) Reserved bits
    MEASUREMENT_DONE_EN[13]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    QUIET0_DONE_EN[14]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_EN[15]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T0_TIME_EN[16]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T1_TIME_EN[17]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T2_TIME_EN[18]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T3_TIME_EN[19]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    T8_TIME_EN[20]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_EN[21]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_EN[22]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT0_EN[23]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT0_EN[24]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF0_MAX_DRIFT_EN[25]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF1_MAX_DRIFT_EN[26]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    SP_END_EN[27]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED28[28]               - (RO) Reserved bits
    BTIM_TIMEOUT0_EN[29]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF0_ABNORMAL_INT_EN[30]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT0_EN[31]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_BMC_TIMEOUT0_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_BMC_TIMEOUT0_EN_MASK 0x80000000                // BTIM_BMC_TIMEOUT0_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_BMC_TIMEOUT0_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_ABNORMAL_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_ABNORMAL_INT_EN_MASK  0x40000000                // WF0_ABNORMAL_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_ABNORMAL_INT_EN_SHFT  30
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_TIMEOUT0_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_TIMEOUT0_EN_MASK     0x20000000                // BTIM_TIMEOUT0_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BTIM_TIMEOUT0_EN_SHFT     29
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_SP_END_EN_ADDR            BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_SP_END_EN_MASK            0x08000000                // SP_END_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_SP_END_EN_SHFT            27
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF1_MAX_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF1_MAX_DRIFT_EN_MASK    0x04000000                // TSF1_MAX_DRIFT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF1_MAX_DRIFT_EN_SHFT    26
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF0_MAX_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF0_MAX_DRIFT_EN_MASK    0x02000000                // TSF0_MAX_DRIFT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF0_MAX_DRIFT_EN_SHFT    25
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BMC_TIMEOUT0_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BMC_TIMEOUT0_EN_MASK      0x01000000                // BMC_TIMEOUT0_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BMC_TIMEOUT0_EN_SHFT      24
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BCN_TIMEOUT0_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BCN_TIMEOUT0_EN_MASK      0x00800000                // BCN_TIMEOUT0_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_BCN_TIMEOUT0_EN_SHFT      23
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETBTT0_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETBTT0_EN_MASK          0x00400000                // PRETBTT0_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETBTT0_EN_SHFT          22
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TBTT0_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TBTT0_EN_MASK             0x00200000                // TBTT0_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TBTT0_EN_SHFT             21
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T8_TIME_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T8_TIME_EN_MASK           0x00100000                // T8_TIME_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T8_TIME_EN_SHFT           20
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T3_TIME_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T3_TIME_EN_MASK           0x00080000                // T3_TIME_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T3_TIME_EN_SHFT           19
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T2_TIME_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T2_TIME_EN_MASK           0x00040000                // T2_TIME_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T2_TIME_EN_SHFT           18
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T1_TIME_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T1_TIME_EN_MASK           0x00020000                // T1_TIME_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T1_TIME_EN_SHFT           17
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T0_TIME_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T0_TIME_EN_MASK           0x00010000                // T0_TIME_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_T0_TIME_EN_SHFT           16
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETTTT0_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETTTT0_EN_MASK          0x00008000                // PRETTTT0_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_PRETTTT0_EN_SHFT          15
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_QUIET0_DONE_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_QUIET0_DONE_EN_MASK       0x00004000                // QUIET0_DONE_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_QUIET0_DONE_EN_SHFT       14
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_MEASUREMENT_DONE_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_MEASUREMENT_DONE_EN_MASK  0x00002000                // MEASUREMENT_DONE_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_MEASUREMENT_DONE_EN_SHFT  13
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_BEACON_T_OK_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_BEACON_T_OK_EN_MASK   0x00000800                // WF0_BEACON_T_OK_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_BEACON_T_OK_EN_SHFT   11
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_PRE_RX_DONE_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_PRE_RX_DONE_EN_MASK   0x00000400                // WF0_PRE_RX_DONE_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_WF0_PRE_RX_DONE_EN_SHFT   10
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TTTT0_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TTTT0_EN_MASK             0x00000200                // TTTT0_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TTTT0_EN_SHFT             9
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP3_INT_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP3_INT_EN_MASK         0x00000080                // TRAP3_INT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP3_INT_EN_SHFT         7
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP2_INT_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP2_INT_EN_MASK         0x00000040                // TRAP2_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TRAP2_INT_EN_SHFT         6
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF3_MAX_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF3_MAX_DRIFT_EN_MASK    0x00000020                // TSF3_MAX_DRIFT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF3_MAX_DRIFT_EN_SHFT    5
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF2_MAX_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER0_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF2_MAX_DRIFT_EN_MASK    0x00000010                // TSF2_MAX_DRIFT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER0_TSF2_MAX_DRIFT_EN_SHFT    4

/* =====================================================================================

  ---HWIER1 (0x820EC000 + 0x094)---

    TTTT1_EN[0]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED1[2..1]              - (RO) Reserved bits
    RCPI_INT_EN[3]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC0_PHYRX_ERR_INT_EN[4]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC0_TMR_NDP_TOA_INT_EN[5]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_FTIMER_INT_EN[6]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    MACON_NO_DEFINE_EN[7]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT1_EN[8]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT1_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT1_EN[10]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT1_EN[11]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_RW_ENTER_PROTECT_EN[12] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_RW_EXIT_PROTECT_EN[13]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT1_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT1_EN[15]         - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT1_EN[16]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TXBF0_PFCMD_DONE_INT_EN[17]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP0_INT_EN[18]             - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP0_LGRX_BCN_EXIT_INT0_EN[19] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_NDPA0_TOUT_INT_EN[20]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT2_EN[21]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT2_EN[22]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT2_EN[23]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT2_EN[24]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_COTX_RW_ENTER_PROTECT_EN[25] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    ARB0_COTX_RW_EXIT_PROTECT_EN[26] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED27[27]               - (RO) Reserved bits
    WTBLON_SEARCH_MISS_INT_EN[28] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_TXCNT_OVERFLOW_INT_EN[29] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_ADMCNT_OVERFLOW_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WTBLON_RATE_CHANGE_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_RATE_CHANGE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_RATE_CHANGE_INT_EN_MASK 0x80000000                // WTBLON_RATE_CHANGE_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_RATE_CHANGE_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_MASK 0x40000000                // WTBLON_ADMCNT_OVERFLOW_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_ADMCNT_OVERFLOW_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_MASK 0x20000000                // WTBLON_TXCNT_OVERFLOW_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_TXCNT_OVERFLOW_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_SEARCH_MISS_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_SEARCH_MISS_INT_EN_MASK 0x10000000                // WTBLON_SEARCH_MISS_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WTBLON_SEARCH_MISS_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_MASK 0x04000000                // ARB0_COTX_RW_EXIT_PROTECT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_EXIT_PROTECT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_MASK 0x02000000                // ARB0_COTX_RW_ENTER_PROTECT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_COTX_RW_ENTER_PROTECT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT2_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT2_EN_MASK      0x01000000                // BMC_TIMEOUT2_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT2_EN_SHFT      24
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT2_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT2_EN_MASK      0x00800000                // BCN_TIMEOUT2_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT2_EN_SHFT      23
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT2_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT2_EN_MASK          0x00400000                // PRETBTT2_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT2_EN_SHFT          22
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT2_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT2_EN_MASK             0x00200000                // TBTT2_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT2_EN_SHFT             21
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP_NDPA0_TOUT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP_NDPA0_TOUT_INT_EN_MASK 0x00100000                // LP_NDPA0_TOUT_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP_NDPA0_TOUT_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP0_LGRX_BCN_EXIT_INT0_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP0_LGRX_BCN_EXIT_INT0_EN_MASK 0x00080000                // LP0_LGRX_BCN_EXIT_INT0_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_LP0_LGRX_BCN_EXIT_INT0_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TRAP0_INT_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TRAP0_INT_EN_MASK         0x00040000                // TRAP0_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TRAP0_INT_EN_SHFT         18
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TXBF0_PFCMD_DONE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TXBF0_PFCMD_DONE_INT_EN_MASK 0x00020000                // TXBF0_PFCMD_DONE_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TXBF0_PFCMD_DONE_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_BMC_TIMEOUT1_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_BMC_TIMEOUT1_EN_MASK 0x00010000                // BTIM_BMC_TIMEOUT1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_BMC_TIMEOUT1_EN_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_TIMEOUT1_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_TIMEOUT1_EN_MASK     0x00008000                // BTIM_TIMEOUT1_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BTIM_TIMEOUT1_EN_SHFT     15
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETTTT1_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETTTT1_EN_MASK          0x00004000                // PRETTTT1_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETTTT1_EN_SHFT          14
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_EXIT_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_EXIT_PROTECT_EN_MASK 0x00002000                // ARB0_RW_EXIT_PROTECT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_EXIT_PROTECT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_ENTER_PROTECT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_ENTER_PROTECT_EN_MASK 0x00001000                // ARB0_RW_ENTER_PROTECT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_ARB0_RW_ENTER_PROTECT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT1_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT1_EN_MASK      0x00000800                // BMC_TIMEOUT1_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BMC_TIMEOUT1_EN_SHFT      11
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT1_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT1_EN_MASK      0x00000400                // BCN_TIMEOUT1_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_BCN_TIMEOUT1_EN_SHFT      10
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT1_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT1_EN_MASK          0x00000200                // PRETBTT1_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_PRETBTT1_EN_SHFT          9
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT1_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT1_EN_MASK             0x00000100                // TBTT1_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TBTT1_EN_SHFT             8
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_MACON_NO_DEFINE_EN_ADDR   BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_MACON_NO_DEFINE_EN_MASK   0x00000080                // MACON_NO_DEFINE_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_MACON_NO_DEFINE_EN_SHFT   7
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WF_FTIMER_INT_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WF_FTIMER_INT_EN_MASK     0x00000040                // WF_FTIMER_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_WF_FTIMER_INT_EN_SHFT     6
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_TMR_NDP_TOA_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_TMR_NDP_TOA_INT_EN_MASK 0x00000020                // RMAC0_TMR_NDP_TOA_INT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_TMR_NDP_TOA_INT_EN_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_PHYRX_ERR_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_PHYRX_ERR_INT_EN_MASK 0x00000010                // RMAC0_PHYRX_ERR_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RMAC0_PHYRX_ERR_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RCPI_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RCPI_INT_EN_MASK          0x00000008                // RCPI_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_RCPI_INT_EN_SHFT          3
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TTTT1_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER1_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TTTT1_EN_MASK             0x00000001                // TTTT1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER1_TTTT1_EN_SHFT             0

/* =====================================================================================

  ---HWIER2 (0x820EC000 + 0x098)---

    TIMEUP_CHK_LP_EN[0]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT2_EN[1]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT2_EN[2]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT2_EN[3]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT2_EN[4]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT3_EN[5]                  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TRAP1_INT_EN[6]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT3_EN[7]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_TIMEOUT3_EN[8]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BTIM_BMC_TIMEOUT3_EN[9]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT3_EN[10]                 - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT3_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BCN_TIMEOUT3_EN[12]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    BMC_TIMEOUT3_EN[13]          - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED14[19..14]           - (RO) Reserved bits
    ARB0_MDRDY_PPDUTIME_EN[20]   - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TMAC0_ABNOR_TX_INT_EN[21]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED22[30..22]           - (RO) Reserved bits
    TXBF0_PFCMD_FAIL_INT_EN[31]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TXBF0_PFCMD_FAIL_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TXBF0_PFCMD_FAIL_INT_EN_MASK 0x80000000                // TXBF0_PFCMD_FAIL_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TXBF0_PFCMD_FAIL_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TMAC0_ABNOR_TX_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TMAC0_ABNOR_TX_INT_EN_MASK 0x00200000                // TMAC0_ABNOR_TX_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TMAC0_ABNOR_TX_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_ARB0_MDRDY_PPDUTIME_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_ARB0_MDRDY_PPDUTIME_EN_MASK 0x00100000                // ARB0_MDRDY_PPDUTIME_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_ARB0_MDRDY_PPDUTIME_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BMC_TIMEOUT3_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BMC_TIMEOUT3_EN_MASK      0x00002000                // BMC_TIMEOUT3_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BMC_TIMEOUT3_EN_SHFT      13
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BCN_TIMEOUT3_EN_ADDR      BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BCN_TIMEOUT3_EN_MASK      0x00001000                // BCN_TIMEOUT3_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BCN_TIMEOUT3_EN_SHFT      12
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETBTT3_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETBTT3_EN_MASK          0x00000800                // PRETBTT3_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETBTT3_EN_SHFT          11
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TBTT3_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TBTT3_EN_MASK             0x00000400                // TBTT3_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TBTT3_EN_SHFT             10
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT3_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT3_EN_MASK 0x00000200                // BTIM_BMC_TIMEOUT3_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT3_EN_SHFT 9
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT3_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT3_EN_MASK     0x00000100                // BTIM_TIMEOUT3_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT3_EN_SHFT     8
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT3_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT3_EN_MASK          0x00000080                // PRETTTT3_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT3_EN_SHFT          7
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TRAP1_INT_EN_ADDR         BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TRAP1_INT_EN_MASK         0x00000040                // TRAP1_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TRAP1_INT_EN_SHFT         6
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT3_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT3_EN_MASK             0x00000020                // TTTT3_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT3_EN_SHFT             5
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT2_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT2_EN_MASK 0x00000010                // BTIM_BMC_TIMEOUT2_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_BMC_TIMEOUT2_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT2_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT2_EN_MASK     0x00000008                // BTIM_TIMEOUT2_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_BTIM_TIMEOUT2_EN_SHFT     3
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT2_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT2_EN_MASK          0x00000004                // PRETTTT2_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_PRETTTT2_EN_SHFT          2
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT2_EN_ADDR             BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT2_EN_MASK             0x00000002                // TTTT2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TTTT2_EN_SHFT             1
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TIMEUP_CHK_LP_EN_ADDR     BN0_WF_INT_WAKEUP_TOP_HWIER2_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TIMEUP_CHK_LP_EN_MASK     0x00000001                // TIMEUP_CHK_LP_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER2_TIMEUP_CHK_LP_EN_SHFT     0

/* =====================================================================================

  ---HWIER3 (0x820EC000 + 0x09C)---

    TBTT0_1_EN[0]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_2_EN[1]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_3_EN[2]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_4_EN[3]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_5_EN[4]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_6_EN[5]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_7_EN[6]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_8_EN[7]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_9_EN[8]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_10_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_11_EN[10]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_12_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_13_EN[12]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_14_EN[13]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TBTT0_15_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    PRETBTT0_1_EN[16]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_2_EN[17]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_3_EN[18]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_4_EN[19]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_5_EN[20]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_6_EN[21]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_7_EN[22]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_8_EN[23]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_9_EN[24]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_10_EN[25]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_11_EN[26]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_12_EN[27]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_13_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_14_EN[29]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETBTT0_15_EN[30]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_15_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_15_EN_MASK       0x40000000                // PRETBTT0_15_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_15_EN_SHFT       30
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_14_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_14_EN_MASK       0x20000000                // PRETBTT0_14_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_14_EN_SHFT       29
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_13_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_13_EN_MASK       0x10000000                // PRETBTT0_13_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_13_EN_SHFT       28
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_12_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_12_EN_MASK       0x08000000                // PRETBTT0_12_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_12_EN_SHFT       27
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_11_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_11_EN_MASK       0x04000000                // PRETBTT0_11_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_11_EN_SHFT       26
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_10_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_10_EN_MASK       0x02000000                // PRETBTT0_10_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_10_EN_SHFT       25
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_9_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_9_EN_MASK        0x01000000                // PRETBTT0_9_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_9_EN_SHFT        24
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_8_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_8_EN_MASK        0x00800000                // PRETBTT0_8_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_8_EN_SHFT        23
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_7_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_7_EN_MASK        0x00400000                // PRETBTT0_7_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_7_EN_SHFT        22
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_6_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_6_EN_MASK        0x00200000                // PRETBTT0_6_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_6_EN_SHFT        21
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_5_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_5_EN_MASK        0x00100000                // PRETBTT0_5_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_5_EN_SHFT        20
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_4_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_4_EN_MASK        0x00080000                // PRETBTT0_4_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_4_EN_SHFT        19
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_3_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_3_EN_MASK        0x00040000                // PRETBTT0_3_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_3_EN_SHFT        18
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_2_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_2_EN_MASK        0x00020000                // PRETBTT0_2_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_2_EN_SHFT        17
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_1_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_1_EN_MASK        0x00010000                // PRETBTT0_1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_PRETBTT0_1_EN_SHFT        16
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_15_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_15_EN_MASK          0x00004000                // TBTT0_15_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_15_EN_SHFT          14
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_14_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_14_EN_MASK          0x00002000                // TBTT0_14_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_14_EN_SHFT          13
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_13_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_13_EN_MASK          0x00001000                // TBTT0_13_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_13_EN_SHFT          12
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_12_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_12_EN_MASK          0x00000800                // TBTT0_12_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_12_EN_SHFT          11
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_11_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_11_EN_MASK          0x00000400                // TBTT0_11_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_11_EN_SHFT          10
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_10_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_10_EN_MASK          0x00000200                // TBTT0_10_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_10_EN_SHFT          9
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_9_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_9_EN_MASK           0x00000100                // TBTT0_9_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_9_EN_SHFT           8
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_8_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_8_EN_MASK           0x00000080                // TBTT0_8_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_8_EN_SHFT           7
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_7_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_7_EN_MASK           0x00000040                // TBTT0_7_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_7_EN_SHFT           6
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_6_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_6_EN_MASK           0x00000020                // TBTT0_6_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_6_EN_SHFT           5
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_5_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_5_EN_MASK           0x00000010                // TBTT0_5_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_5_EN_SHFT           4
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_4_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_4_EN_MASK           0x00000008                // TBTT0_4_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_4_EN_SHFT           3
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_3_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_3_EN_MASK           0x00000004                // TBTT0_3_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_3_EN_SHFT           2
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_2_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_2_EN_MASK           0x00000002                // TBTT0_2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_2_EN_SHFT           1
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_1_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER3_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_1_EN_MASK           0x00000001                // TBTT0_1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER3_TBTT0_1_EN_SHFT           0

/* =====================================================================================

  ---HWIER4 (0x820EC000 + 0x0A0)---

    TTTT0_1_EN[0]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_2_EN[1]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_3_EN[2]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_4_EN[3]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_5_EN[4]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_6_EN[5]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_7_EN[6]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_8_EN[7]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_9_EN[8]                - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_10_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_11_EN[10]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_12_EN[11]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_13_EN[12]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_14_EN[13]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TTTT0_15_EN[14]              - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    PRETTTT0_1_EN[16]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_2_EN[17]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_3_EN[18]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_4_EN[19]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_5_EN[20]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_6_EN[21]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_7_EN[22]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_8_EN[23]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_9_EN[24]            - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_10_EN[25]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_11_EN[26]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_12_EN[27]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_13_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_14_EN[29]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    PRETTTT0_15_EN[30]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_15_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_15_EN_MASK       0x40000000                // PRETTTT0_15_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_15_EN_SHFT       30
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_14_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_14_EN_MASK       0x20000000                // PRETTTT0_14_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_14_EN_SHFT       29
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_13_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_13_EN_MASK       0x10000000                // PRETTTT0_13_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_13_EN_SHFT       28
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_12_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_12_EN_MASK       0x08000000                // PRETTTT0_12_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_12_EN_SHFT       27
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_11_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_11_EN_MASK       0x04000000                // PRETTTT0_11_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_11_EN_SHFT       26
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_10_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_10_EN_MASK       0x02000000                // PRETTTT0_10_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_10_EN_SHFT       25
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_9_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_9_EN_MASK        0x01000000                // PRETTTT0_9_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_9_EN_SHFT        24
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_8_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_8_EN_MASK        0x00800000                // PRETTTT0_8_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_8_EN_SHFT        23
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_7_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_7_EN_MASK        0x00400000                // PRETTTT0_7_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_7_EN_SHFT        22
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_6_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_6_EN_MASK        0x00200000                // PRETTTT0_6_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_6_EN_SHFT        21
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_5_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_5_EN_MASK        0x00100000                // PRETTTT0_5_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_5_EN_SHFT        20
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_4_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_4_EN_MASK        0x00080000                // PRETTTT0_4_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_4_EN_SHFT        19
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_3_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_3_EN_MASK        0x00040000                // PRETTTT0_3_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_3_EN_SHFT        18
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_2_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_2_EN_MASK        0x00020000                // PRETTTT0_2_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_2_EN_SHFT        17
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_1_EN_ADDR        BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_1_EN_MASK        0x00010000                // PRETTTT0_1_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_PRETTTT0_1_EN_SHFT        16
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_15_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_15_EN_MASK          0x00004000                // TTTT0_15_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_15_EN_SHFT          14
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_14_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_14_EN_MASK          0x00002000                // TTTT0_14_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_14_EN_SHFT          13
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_13_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_13_EN_MASK          0x00001000                // TTTT0_13_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_13_EN_SHFT          12
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_12_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_12_EN_MASK          0x00000800                // TTTT0_12_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_12_EN_SHFT          11
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_11_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_11_EN_MASK          0x00000400                // TTTT0_11_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_11_EN_SHFT          10
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_10_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_10_EN_MASK          0x00000200                // TTTT0_10_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_10_EN_SHFT          9
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_9_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_9_EN_MASK           0x00000100                // TTTT0_9_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_9_EN_SHFT           8
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_8_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_8_EN_MASK           0x00000080                // TTTT0_8_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_8_EN_SHFT           7
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_7_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_7_EN_MASK           0x00000040                // TTTT0_7_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_7_EN_SHFT           6
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_6_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_6_EN_MASK           0x00000020                // TTTT0_6_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_6_EN_SHFT           5
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_5_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_5_EN_MASK           0x00000010                // TTTT0_5_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_5_EN_SHFT           4
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_4_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_4_EN_MASK           0x00000008                // TTTT0_4_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_4_EN_SHFT           3
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_3_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_3_EN_MASK           0x00000004                // TTTT0_3_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_3_EN_SHFT           2
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_2_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_2_EN_MASK           0x00000002                // TTTT0_2_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_2_EN_SHFT           1
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_1_EN_ADDR           BN0_WF_INT_WAKEUP_TOP_HWIER4_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_1_EN_MASK           0x00000001                // TTTT0_1_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER4_TTTT0_1_EN_SHFT           0

/* =====================================================================================

  ---HWIER6 (0x820EC000 + 0x0A8)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WF_NAN_5G_DW_END_INT_EN[2]   - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_NAN_2P4G_DW_END_INT_EN[3] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    WF_NAN_TSF_DRIFT_OVFL_INT_EN[4] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED5[6..5]              - (RO) Reserved bits
    ETXBF0_BF_SP_ABORT_EN[7]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED8[10..8]             - (RO) Reserved bits
    DMA0_RX_WB_NOT_IDLE_INT_EN[11] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED12[12]               - (RO) Reserved bits
    DMA0_TX_WB_NOT_IDLE_INT_EN[13] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    DBG_DURATION_INT_EN[14]      - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    DYNAMIC_SOUNDING_INT_EN[15]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DYNAMIC_SOUNDING_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DYNAMIC_SOUNDING_INT_EN_MASK 0x00008000                // DYNAMIC_SOUNDING_INT_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DYNAMIC_SOUNDING_INT_EN_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DBG_DURATION_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DBG_DURATION_INT_EN_MASK  0x00004000                // DBG_DURATION_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DBG_DURATION_INT_EN_SHFT  14
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_MASK 0x00002000                // DMA0_TX_WB_NOT_IDLE_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_TX_WB_NOT_IDLE_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_MASK 0x00000800                // DMA0_RX_WB_NOT_IDLE_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_DMA0_RX_WB_NOT_IDLE_INT_EN_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_ETXBF0_BF_SP_ABORT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_ETXBF0_BF_SP_ABORT_EN_MASK 0x00000080                // ETXBF0_BF_SP_ABORT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_ETXBF0_BF_SP_ABORT_EN_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_MASK 0x00000010                // WF_NAN_TSF_DRIFT_OVFL_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_TSF_DRIFT_OVFL_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_2P4G_DW_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_2P4G_DW_END_INT_EN_MASK 0x00000008                // WF_NAN_2P4G_DW_END_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_2P4G_DW_END_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_5G_DW_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER6_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_5G_DW_END_INT_EN_MASK 0x00000004                // WF_NAN_5G_DW_END_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER6_WF_NAN_5G_DW_END_INT_EN_SHFT 2

/* =====================================================================================

  ---HWIER7 (0x820EC000 + 0x0AC)---

    RESERVED0[1..0]              - (RO) Reserved bits
    ETXBF0_NOT_IDLE_INT_EN[2]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED3[3]                 - (RO) Reserved bits
    LP0_NOT_IDLE_INT_EN[4]       - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED5[7..5]              - (RO) Reserved bits
    RMAC0_NOT_IDLE_INT_EN[8]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED9[9]                 - (RO) Reserved bits
    TRB0_NOT_IDLE_INT_EN[10]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED11[13..11]           - (RO) Reserved bits
    WTBL0_NOT_IDLE_INT_EN[14]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED15[15]               - (RO) Reserved bits
    DMA0_RX_NOT_IDLE_INT_EN[16]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED17[17]               - (RO) Reserved bits
    TMAC0_NOT_IDLE_INT_EN[18]    - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED19[19]               - (RO) Reserved bits
    AGG0_NOT_IDLE_INT_EN[20]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED21[21]               - (RO) Reserved bits
    ARB0_NOT_IDLE_INT_EN[22]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED23[23]               - (RO) Reserved bits
    TRB_RX0_INT_EN[24]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED25[27..25]           - (RO) Reserved bits
    TRB_TX0_INT_EN[28]           - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED29[30..29]           - (RO) Reserved bits
    DMA0_TX_NOT_IDLE_INT_EN[31]  - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_TX_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_TX_NOT_IDLE_INT_EN_MASK 0x80000000                // DMA0_TX_NOT_IDLE_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_TX_NOT_IDLE_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_TX0_INT_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_TX0_INT_EN_MASK       0x10000000                // TRB_TX0_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_TX0_INT_EN_SHFT       28
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_RX0_INT_EN_ADDR       BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_RX0_INT_EN_MASK       0x01000000                // TRB_RX0_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB_RX0_INT_EN_SHFT       24
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ARB0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ARB0_NOT_IDLE_INT_EN_MASK 0x00400000                // ARB0_NOT_IDLE_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ARB0_NOT_IDLE_INT_EN_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_AGG0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_AGG0_NOT_IDLE_INT_EN_MASK 0x00100000                // AGG0_NOT_IDLE_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_AGG0_NOT_IDLE_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TMAC0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TMAC0_NOT_IDLE_INT_EN_MASK 0x00040000                // TMAC0_NOT_IDLE_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TMAC0_NOT_IDLE_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_RX_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_RX_NOT_IDLE_INT_EN_MASK 0x00010000                // DMA0_RX_NOT_IDLE_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_DMA0_RX_NOT_IDLE_INT_EN_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_WTBL0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_WTBL0_NOT_IDLE_INT_EN_MASK 0x00004000                // WTBL0_NOT_IDLE_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_WTBL0_NOT_IDLE_INT_EN_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB0_NOT_IDLE_INT_EN_MASK 0x00000400                // TRB0_NOT_IDLE_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_TRB0_NOT_IDLE_INT_EN_SHFT 10
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_RMAC0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_RMAC0_NOT_IDLE_INT_EN_MASK 0x00000100                // RMAC0_NOT_IDLE_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_RMAC0_NOT_IDLE_INT_EN_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_LP0_NOT_IDLE_INT_EN_ADDR  BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_LP0_NOT_IDLE_INT_EN_MASK  0x00000010                // LP0_NOT_IDLE_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_LP0_NOT_IDLE_INT_EN_SHFT  4
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ETXBF0_NOT_IDLE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER7_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ETXBF0_NOT_IDLE_INT_EN_MASK 0x00000004                // ETXBF0_NOT_IDLE_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER7_ETXBF0_NOT_IDLE_INT_EN_SHFT 2

/* =====================================================================================

  ---HWIER8 (0x820EC000 + 0x0B0)---

    LP_TTSR0_DRIFT_INT_EN[0]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR1_DRIFT_INT_EN[1]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR2_DRIFT_INT_EN[2]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    LP_TTSR3_DRIFT_INT_EN[3]     - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED4[7..4]              - (RO) Reserved bits
    TWT0_INT_EN[8]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_INT_EN[9]               - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT0_DRIFT_INT_EN[10]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_DRIFT_INT_EN[11]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT0_INSTANT_DRIFT_INT_EN[12] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TWT1_INSTANT_DRIFT_INT_EN[13] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED14[15..14]           - (RO) Reserved bits
    TSF0_MIN_DRIFT_EN[16]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF1_MIN_DRIFT_EN[17]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF2_MIN_DRIFT_EN[18]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    TSF3_MIN_DRIFT_EN[19]        - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RESERVED20[29..20]           - (RO) Reserved bits
    AGG_SMALL_RU_SIZE_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    AGG_PKT_DUR_UNEXP_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_PKT_DUR_UNEXP_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_PKT_DUR_UNEXP_INT_EN_MASK 0x80000000                // AGG_PKT_DUR_UNEXP_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_PKT_DUR_UNEXP_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_SMALL_RU_SIZE_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_SMALL_RU_SIZE_INT_EN_MASK 0x40000000                // AGG_SMALL_RU_SIZE_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_AGG_SMALL_RU_SIZE_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF3_MIN_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF3_MIN_DRIFT_EN_MASK    0x00080000                // TSF3_MIN_DRIFT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF3_MIN_DRIFT_EN_SHFT    19
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF2_MIN_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF2_MIN_DRIFT_EN_MASK    0x00040000                // TSF2_MIN_DRIFT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF2_MIN_DRIFT_EN_SHFT    18
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF1_MIN_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF1_MIN_DRIFT_EN_MASK    0x00020000                // TSF1_MIN_DRIFT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF1_MIN_DRIFT_EN_SHFT    17
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF0_MIN_DRIFT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF0_MIN_DRIFT_EN_MASK    0x00010000                // TSF0_MIN_DRIFT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TSF0_MIN_DRIFT_EN_SHFT    16
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INSTANT_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INSTANT_DRIFT_INT_EN_MASK 0x00002000                // TWT1_INSTANT_DRIFT_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INSTANT_DRIFT_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INSTANT_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INSTANT_DRIFT_INT_EN_MASK 0x00001000                // TWT0_INSTANT_DRIFT_INT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INSTANT_DRIFT_INT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_DRIFT_INT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_DRIFT_INT_EN_MASK    0x00000800                // TWT1_DRIFT_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_DRIFT_INT_EN_SHFT    11
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_DRIFT_INT_EN_ADDR    BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_DRIFT_INT_EN_MASK    0x00000400                // TWT0_DRIFT_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_DRIFT_INT_EN_SHFT    10
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INT_EN_MASK          0x00000200                // TWT1_INT_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT1_INT_EN_SHFT          9
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INT_EN_ADDR          BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INT_EN_MASK          0x00000100                // TWT0_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_TWT0_INT_EN_SHFT          8
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR3_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR3_DRIFT_INT_EN_MASK 0x00000008                // LP_TTSR3_DRIFT_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR3_DRIFT_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR2_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR2_DRIFT_INT_EN_MASK 0x00000004                // LP_TTSR2_DRIFT_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR2_DRIFT_INT_EN_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR1_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR1_DRIFT_INT_EN_MASK 0x00000002                // LP_TTSR1_DRIFT_INT_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR1_DRIFT_INT_EN_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR0_DRIFT_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER8_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR0_DRIFT_INT_EN_MASK 0x00000001                // LP_TTSR0_DRIFT_INT_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER8_LP_TTSR0_DRIFT_INT_EN_SHFT 0

/* =====================================================================================

  ---HWIER9 (0x820EC000 + 0x0B4)---

    RESERVED0[15..0]             - (RO) Reserved bits
    RMAC_A3_MATCH_WIDX0_INT_EN[16] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX1_INT_EN[17] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX2_INT_EN[18] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX3_INT_EN[19] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX4_INT_EN[20] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX5_INT_EN[21] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX6_INT_EN[22] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX7_INT_EN[23] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX8_INT_EN[24] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX9_INT_EN[25] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX10_INT_EN[26] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX11_INT_EN[27] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX12_INT_EN[28] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX13_INT_EN[29] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX14_INT_EN[30] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output
    RMAC_A3_MATCH_WIDX15_INT_EN[31] - (RW) Wi-Fi interrupt output control bits
                                     0: Disable Wi-Fi related bit interrupt output
                                     1: Enable Wi-Fi related bit interrupt output

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX15_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX15_INT_EN_MASK 0x80000000                // RMAC_A3_MATCH_WIDX15_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX15_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX14_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX14_INT_EN_MASK 0x40000000                // RMAC_A3_MATCH_WIDX14_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX14_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX13_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX13_INT_EN_MASK 0x20000000                // RMAC_A3_MATCH_WIDX13_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX13_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX12_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX12_INT_EN_MASK 0x10000000                // RMAC_A3_MATCH_WIDX12_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX12_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX11_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX11_INT_EN_MASK 0x08000000                // RMAC_A3_MATCH_WIDX11_INT_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX11_INT_EN_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX10_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX10_INT_EN_MASK 0x04000000                // RMAC_A3_MATCH_WIDX10_INT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX10_INT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX9_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX9_INT_EN_MASK 0x02000000                // RMAC_A3_MATCH_WIDX9_INT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX9_INT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX8_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX8_INT_EN_MASK 0x01000000                // RMAC_A3_MATCH_WIDX8_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX8_INT_EN_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX7_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX7_INT_EN_MASK 0x00800000                // RMAC_A3_MATCH_WIDX7_INT_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX7_INT_EN_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX6_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX6_INT_EN_MASK 0x00400000                // RMAC_A3_MATCH_WIDX6_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX6_INT_EN_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX5_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX5_INT_EN_MASK 0x00200000                // RMAC_A3_MATCH_WIDX5_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX5_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX4_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX4_INT_EN_MASK 0x00100000                // RMAC_A3_MATCH_WIDX4_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX4_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX3_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX3_INT_EN_MASK 0x00080000                // RMAC_A3_MATCH_WIDX3_INT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX3_INT_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX2_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX2_INT_EN_MASK 0x00040000                // RMAC_A3_MATCH_WIDX2_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX2_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX1_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX1_INT_EN_MASK 0x00020000                // RMAC_A3_MATCH_WIDX1_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX1_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX0_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER9_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX0_INT_EN_MASK 0x00010000                // RMAC_A3_MATCH_WIDX0_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER9_RMAC_A3_MATCH_WIDX0_INT_EN_SHFT 16

/* =====================================================================================

  ---HWIER10 (0x820EC000 + 0x0B8)---

    LP_MU_EDCA0_START_INT_EN[0]  - (RW) LP_MU_EDCA0_START_INT_EN
    LP_MU_EDCA1_START_INT_EN[1]  - (RW) LP_MU_EDCA1_START_INT_EN
    LP_MU_EDCA2_START_INT_EN[2]  - (RW) LP_MU_EDCA2_START_INT_EN
    LP_MU_EDCA3_START_INT_EN[3]  - (RW) LP_MU_EDCA3_START_INT_EN
    LP_MU_EDCA4_START_INT_EN[4]  - (RW) LP_MU_EDCA4_START_INT_EN
    LP_MU_EDCA5_START_INT_EN[5]  - (RW) LP_MU_EDCA5_START_INT_EN
    LP_MU_EDCA6_START_INT_EN[6]  - (RW) LP_MU_EDCA6_START_INT_EN
    LP_MU_EDCA7_START_INT_EN[7]  - (RW) LP_MU_EDCA7_START_INT_EN
    LP_MU_EDCA8_START_INT_EN[8]  - (RW) LP_MU_EDCA8_START_INT_EN
    LP_MU_EDCA9_START_INT_EN[9]  - (RW) LP_MU_EDCA9_START_INT_EN
    LP_MU_EDCA10_START_INT_EN[10] - (RW) LP_MU_EDCA10_START_INT_EN
    LP_MU_EDCA11_START_INT_EN[11] - (RW) LP_MU_EDCA11_START_INT_EN
    LP_MU_EDCA12_START_INT_EN[12] - (RW) LP_MU_EDCA12_START_INT_EN
    LP_MU_EDCA13_START_INT_EN[13] - (RW) LP_MU_EDCA13_START_INT_EN
    LP_MU_EDCA14_START_INT_EN[14] - (RW) LP_MU_EDCA14_START_INT_EN
    LP_MU_EDCA15_START_INT_EN[15] - (RW) LP_MU_EDCA15_START_INT_EN
    LP_MU_EDCA0_END_INT_EN[16]   - (RW) LP_MU_EDCA0_END_INT_EN
    LP_MU_EDCA1_END_INT_EN[17]   - (RW) LP_MU_EDCA1_END_INT_EN
    LP_MU_EDCA2_END_INT_EN[18]   - (RW) LP_MU_EDCA2_END_INT_EN
    LP_MU_EDCA3_END_INT_EN[19]   - (RW) LP_MU_EDCA3_END_INT_EN
    LP_MU_EDCA4_END_INT_EN[20]   - (RW) LP_MU_EDCA4_END_INT_EN
    LP_MU_EDCA5_END_INT_EN[21]   - (RW) LP_MU_EDCA5_END_INT_EN
    LP_MU_EDCA6_END_INT_EN[22]   - (RW) LP_MU_EDCA6_END_INT_EN
    LP_MU_EDCA7_END_INT_EN[23]   - (RW) LP_MU_EDCA7_END_INT_EN
    LP_MU_EDCA8_END_INT_EN[24]   - (RW) LP_MU_EDCA8_END_INT_EN
    LP_MU_EDCA9_END_INT_EN[25]   - (RW) LP_MU_EDCA9_END_INT_EN
    LP_MU_EDCA10_END_INT_EN[26]  - (RW) LP_MU_EDCA10_END_INT_EN
    LP_MU_EDCA11_END_INT_EN[27]  - (RW) LP_MU_EDCA11_END_INT_EN
    LP_MU_EDCA12_END_INT_EN[28]  - (RW) LP_MU_EDCA12_END_INT_EN
    LP_MU_EDCA13_END_INT_EN[29]  - (RW) LP_MU_EDCA13_END_INT_EN
    LP_MU_EDCA14_END_INT_EN[30]  - (RW) LP_MU_EDCA14_END_INT_EN
    LP_MU_EDCA15_END_INT_EN[31]  - (RW) LP_MU_EDCA15_END_INT_EN

 =====================================================================================*/
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_END_INT_EN_MASK 0x80000000                // LP_MU_EDCA15_END_INT_EN[31]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_END_INT_EN_SHFT 31
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_END_INT_EN_MASK 0x40000000                // LP_MU_EDCA14_END_INT_EN[30]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_END_INT_EN_SHFT 30
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_END_INT_EN_MASK 0x20000000                // LP_MU_EDCA13_END_INT_EN[29]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_END_INT_EN_SHFT 29
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_END_INT_EN_MASK 0x10000000                // LP_MU_EDCA12_END_INT_EN[28]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_END_INT_EN_SHFT 28
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_END_INT_EN_MASK 0x08000000                // LP_MU_EDCA11_END_INT_EN[27]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_END_INT_EN_SHFT 27
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_END_INT_EN_MASK 0x04000000                // LP_MU_EDCA10_END_INT_EN[26]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_END_INT_EN_SHFT 26
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_END_INT_EN_MASK 0x02000000                // LP_MU_EDCA9_END_INT_EN[25]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_END_INT_EN_SHFT 25
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_END_INT_EN_MASK 0x01000000                // LP_MU_EDCA8_END_INT_EN[24]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_END_INT_EN_SHFT 24
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_END_INT_EN_MASK 0x00800000                // LP_MU_EDCA7_END_INT_EN[23]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_END_INT_EN_SHFT 23
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_END_INT_EN_MASK 0x00400000                // LP_MU_EDCA6_END_INT_EN[22]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_END_INT_EN_SHFT 22
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_END_INT_EN_MASK 0x00200000                // LP_MU_EDCA5_END_INT_EN[21]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_END_INT_EN_SHFT 21
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_END_INT_EN_MASK 0x00100000                // LP_MU_EDCA4_END_INT_EN[20]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_END_INT_EN_SHFT 20
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_END_INT_EN_MASK 0x00080000                // LP_MU_EDCA3_END_INT_EN[19]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_END_INT_EN_SHFT 19
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_END_INT_EN_MASK 0x00040000                // LP_MU_EDCA2_END_INT_EN[18]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_END_INT_EN_SHFT 18
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_END_INT_EN_MASK 0x00020000                // LP_MU_EDCA1_END_INT_EN[17]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_END_INT_EN_SHFT 17
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_END_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_END_INT_EN_MASK 0x00010000                // LP_MU_EDCA0_END_INT_EN[16]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_END_INT_EN_SHFT 16
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_START_INT_EN_MASK 0x00008000                // LP_MU_EDCA15_START_INT_EN[15]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA15_START_INT_EN_SHFT 15
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_START_INT_EN_MASK 0x00004000                // LP_MU_EDCA14_START_INT_EN[14]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA14_START_INT_EN_SHFT 14
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_START_INT_EN_MASK 0x00002000                // LP_MU_EDCA13_START_INT_EN[13]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA13_START_INT_EN_SHFT 13
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_START_INT_EN_MASK 0x00001000                // LP_MU_EDCA12_START_INT_EN[12]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA12_START_INT_EN_SHFT 12
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_START_INT_EN_MASK 0x00000800                // LP_MU_EDCA11_START_INT_EN[11]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA11_START_INT_EN_SHFT 11
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_START_INT_EN_MASK 0x00000400                // LP_MU_EDCA10_START_INT_EN[10]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA10_START_INT_EN_SHFT 10
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_START_INT_EN_MASK 0x00000200                // LP_MU_EDCA9_START_INT_EN[9]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA9_START_INT_EN_SHFT 9
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_START_INT_EN_MASK 0x00000100                // LP_MU_EDCA8_START_INT_EN[8]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA8_START_INT_EN_SHFT 8
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_START_INT_EN_MASK 0x00000080                // LP_MU_EDCA7_START_INT_EN[7]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA7_START_INT_EN_SHFT 7
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_START_INT_EN_MASK 0x00000040                // LP_MU_EDCA6_START_INT_EN[6]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA6_START_INT_EN_SHFT 6
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_START_INT_EN_MASK 0x00000020                // LP_MU_EDCA5_START_INT_EN[5]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA5_START_INT_EN_SHFT 5
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_START_INT_EN_MASK 0x00000010                // LP_MU_EDCA4_START_INT_EN[4]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA4_START_INT_EN_SHFT 4
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_START_INT_EN_MASK 0x00000008                // LP_MU_EDCA3_START_INT_EN[3]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA3_START_INT_EN_SHFT 3
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_START_INT_EN_MASK 0x00000004                // LP_MU_EDCA2_START_INT_EN[2]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA2_START_INT_EN_SHFT 2
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_START_INT_EN_MASK 0x00000002                // LP_MU_EDCA1_START_INT_EN[1]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA1_START_INT_EN_SHFT 1
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_START_INT_EN_ADDR BN0_WF_INT_WAKEUP_TOP_HWIER10_ADDR
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_START_INT_EN_MASK 0x00000001                // LP_MU_EDCA0_START_INT_EN[0]
#define BN0_WF_INT_WAKEUP_TOP_HWIER10_LP_MU_EDCA0_START_INT_EN_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_INT_WAKEUP_TOP_REGS_H__
