Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 23 01:22:36 2021
| Host         : TELOPS250 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0207A_3k/fir_00251_proc_325_isc0207A_3k_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0207A_3k
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                              Instance                              |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0207A_3k                                         |                                                                     (top) |     121349 |     111059 |    2088 | 8202 | 180800 |    328 |    155 |          439 |
|   (fir_00251_proc_isc0207A_3k)                                     |                                                                     (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                              |                                                        fir_00251_proc_acq |      90755 |      81770 |    2088 | 6897 | 140676 |    297 |    103 |          165 |
|     (ACQ)                                                          |                                                        fir_00251_proc_acq |         49 |         49 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                             |                                                                bd_wrapper |      30294 |      27142 |    2028 | 1124 |  28776 |     56 |     27 |            5 |
|       (BD)                                                         |                                                                bd_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MIG_2DDR.core_wrapper_i                                      |                                                              core_wrapper |      30294 |      27142 |    2028 | 1124 |  28776 |     56 |     27 |            5 |
|         (MIG_2DDR.core_wrapper_i)                                  |                                                              core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                     |                                                                      core |      30294 |      27142 |    2028 | 1124 |  28776 |     56 |     27 |            5 |
|           (core_i)                                                 |                                                                      core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                             |                                                       core_FlashReset_0_0 |        110 |        110 |       0 |    0 |    113 |      0 |      0 |            0 |
|           GND                                                      |                                                                core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                      |                                                            MCU_imp_N4RJ0G |       2977 |       2669 |     128 |  180 |   2871 |     26 |      0 |            5 |
|           MIG_Calibration                                          |                                               MIG_Calibration_imp_150VYJW |      14109 |      12178 |    1368 |  563 |  13790 |     30 |     27 |            0 |
|           MIG_Code                                                 |                                                       MIG_Code_imp_7OFRL4 |       7199 |       6432 |     516 |  251 |   6450 |      0 |      0 |            0 |
|           axi_gpio_0                                               |                                                         core_axi_gpio_0_0 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|           axi_gps_uart                                             |                                                       core_axi_gps_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_iic_0                                                |                                                          core_axi_iic_0_0 |        448 |        438 |       0 |   10 |    429 |      0 |      0 |            0 |
|           axi_interconnect_0                                       |                                                 core_axi_interconnect_0_1 |        120 |        120 |       0 |    0 |     84 |      0 |      0 |            0 |
|           axi_lens_uart                                            |                                                      core_axi_lens_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                                             |                                                       core_axi_ndf_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                                           |                                                 axi_peripheral_imp_F8WIQG |       1268 |       1268 |       0 |    0 |    935 |      0 |      0 |            0 |
|           axi_quad_spi_0                                           |                                                     core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |    572 |      0 |      0 |            0 |
|           axi_timer_0                                              |                                                        core_axi_timer_0_0 |        282 |        282 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                                             |                                                       core_axi_usb_uart_0 |        340 |        327 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                               |                                                         core_clink_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clk_wiz_1                                                |                                                          core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                         |                                                   core_fpga_output_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           fw_uart                                                  |                                                            core_fw_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                                             |                                                       core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                                 |                                                           core_oem_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                                              |                                                        core_pleora_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                                         |                                                   core_power_management_0 |         50 |         50 |       0 |    0 |    116 |      0 |      0 |            0 |
|           proc_sys_reset_1                                         |                                                   core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                               |                                                         core_xadc_wiz_1_0 |        277 |        277 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BULK_USART                                                     |                                                                     USART |        502 |        502 |       0 |    0 |    653 |      2 |      0 |            0 |
|       (BULK_USART)                                                 |                                                                     USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                                  USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                          |                                                                RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                      |                                                                RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                        |                                                            double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                                                usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                       |                                             usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                                       |                                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                             USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                       |                                                             USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                           t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                            t_axi4_stream32_afifo_d512_HD2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                     t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD3 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                                           |                                                             AXIS_TO_USART |        109 |        109 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                       |                                                             AXIS_TO_USART |        108 |        108 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                      t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                                       |                                                      t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                                t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                         t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                                           |                                                                  USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                       |                                                                  USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                                Usart_Ctrl |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                       |                                                                Usart_Ctrl |         35 |         35 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                        |                                                            sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                        |                                                            double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                            double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                            double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                                             gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                        |                                                            double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                        |                                                     double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                        |                                                             gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                        |                                                             gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                        |                                                             gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                          |                                                               calibration |      47640 |      42243 |       0 | 5397 |  91418 |    209 |     58 |          145 |
|       (CALIB)                                                      |                                                               calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                             axis64_sw_2_1 |         88 |         88 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U1)                                                       |                                                             axis64_sw_2_1 |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                     axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U10)                                                      |                                                     axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                      |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                            fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                     fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                          |                                                     axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                      |                                                     axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                          |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                      |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                            fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                     fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD82 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                          |                                              t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                      |                                              t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                                 fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                          fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                          |                                                        calibration_common |       1551 |       1551 |       0 |    0 |   7077 |      0 |      1 |            1 |
|         (U17)                                                      |                                                        calibration_common |         19 |         19 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                     |                                                              calib_config |        183 |        183 |       0 |    0 |   3547 |      0 |      0 |            0 |
|           (CONFIG)                                                 |                                                              calib_config |        177 |        177 |       0 |    0 |   3525 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                            |                                                gh_stretch__parameterized4 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                         |                                                           double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                          |                                                           double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                                |                                                           double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                       |                                                           double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                      |                                                           double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                               |                                                           double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                               |                                                           double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                        |                                                           calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                        calib_param_ram_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                        |                                                           calib_block_sel |        808 |        808 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           (SEL)                                                    |                                                           calib_block_sel |        807 |        807 |       0 |    0 |   1850 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                        |                                                     calib_param_sequencer |        123 |        123 |       0 |    0 |   1027 |      0 |      0 |            0 |
|           (SEQ)                                                    |                                                     calib_param_sequencer |        122 |        122 |       0 |    0 |   1023 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                                |                                                           double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       calib_fast_hder_gen |         96 |         96 |       0 |    0 |    238 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                           ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    197 |      0 |      0 |            1 |
|           (U2)                                                     |                                                           ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    195 |      0 |      0 |            1 |
|           U1                                                       |                                                           sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                        |                                                          calib_status_gen |        210 |        210 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U36)                                                    |                                                          calib_status_gen |        210 |        210 |       0 |    0 |    163 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                        |                                                       axil32_to_native__3 |         10 |         10 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U47)                                                    |                                                       axil32_to_native__3 |         10 |         10 |       0 |    0 |     47 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                           sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                          |                                                                       AEC |        513 |        513 |       0 |    0 |    734 |      4 |      0 |            0 |
|         (U19)                                                      |                                                                       AEC |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                                  AEC_Ctrl |        113 |        113 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                  AEC_Ctrl |        109 |        109 |       0 |    0 |     96 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                      |                                                           double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                gh_stretch__parameterized8 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                         |                                                                AEC_CUMSUM |        133 |        133 |       0 |    0 |    285 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                AEC_CUMSUM |        133 |        133 |       0 |    0 |    279 |      0 |      0 |            0 |
|           U0                                                       |                                                            double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                          |                                                           sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                       |                         histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|       U25                                                          |                                                    badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                      |                                                    badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                            sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                          |                                                       badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                      |                                                       badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                            sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                          |                                                  axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     75 |      0 |      0 |            0 |
|         (U27)                                                      |                                                  axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     73 |      0 |      0 |            0 |
|         r0                                                         |                                                           sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                          |                                                             axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                      |                                                             axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                          |                                                     axis_lut_core_a32_d32 |        301 |        301 |       0 |    0 |    478 |     16 |      3 |            0 |
|         (U30)                                                      |                                                     axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                       axil32_to_native__2 |         44 |         44 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       axil32_to_native__2 |         44 |         44 |       0 |    0 |     99 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                           sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                     native_to_axis32__110 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                    |                                                     native_to_axis32__110 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                        |                                      t_axi4_stream32_fifo__parameterized2 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                    |                                      t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                                 t_axi4_stream32_sfifo_d16 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                        |                                             axis32_tuser_merge__xdcDup__1 |         25 |         25 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                    |                                             axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                         fwft_sfifo_w8_d16 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                        |                                             axis32_tuser_merge__xdcDup__2 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                    |                                             axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                  fwft_sfifo_w8_d16_HD1329 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                         |                                                       axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                     |                                                       axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                          native_to_axis32 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                     |                                                          native_to_axis32 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                               tdp_ram_w32 |         79 |         79 |       0 |    0 |     85 |     14 |      1 |            0 |
|           (U4)                                                     |                                                               tdp_ram_w32 |         17 |         17 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                           sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                               |                                                        tdp_ram_w32_d16384 |         62 |         62 |       0 |    0 |      8 |     14 |      1 |            0 |
|         U6                                                         |                                      t_axi4_stream32_fifo__parameterized4 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                     |                                      t_axi4_stream32_fifo__parameterized4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                           t_axi4_stream32_sfifo_d16_HD141 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                         |                                                         LUT_native_switch |         41 |         41 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                          axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                     |                                                          axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                          |                                     axis_lut_core_a32_d32__parameterized1 |        366 |        366 |       0 |    0 |    488 |     31 |      2 |            0 |
|         (U31)                                                      |                                     axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                       axil32_to_native__1 |         44 |         44 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       axil32_to_native__1 |         44 |         44 |       0 |    0 |    101 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                           sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                     native_to_axis32__108 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                    |                                                     native_to_axis32__108 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                        |                                      t_axi4_stream32_fifo__parameterized6 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U12)                                                    |                                      t_axi4_stream32_fifo__parameterized6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                           t_axi4_stream32_sfifo_d16_HD173 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U13                                                        |                                             axis32_tuser_merge__xdcDup__3 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                    |                                             axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                  fwft_sfifo_w8_d16_HD1369 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                        |                                                        axis32_tuser_merge |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                    |                                                        axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                     |                                                  fwft_sfifo_w8_d16_HD1349 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                         |                                                       axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                       axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                     native_to_axis32__109 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                     |                                                     native_to_axis32__109 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                               tdp_ram_w32__parameterized1 |        143 |        143 |       0 |    0 |     91 |     29 |      0 |            0 |
|           (U4)                                                     |                                               tdp_ram_w32__parameterized1 |         19 |         19 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                           sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                               |                                                        tdp_ram_w32_d32768 |        124 |        124 |       0 |    0 |     12 |     29 |      0 |            0 |
|         U6                                                         |                                      t_axi4_stream32_fifo__parameterized8 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           (U6)                                                     |                                      t_axi4_stream32_fifo__parameterized8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                  |                                           t_axi4_stream32_sfifo_d16_HD205 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|         U8                                                         |                                                      LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                         |                                                       axis32_to_native__2 |          2 |          2 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                     |                                                       axis32_to_native__2 |          2 |          2 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                        axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                       |                                                        axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                           |                                               calibration_core__xdcDup__1 |      22059 |      19310 |       0 | 2749 |  41033 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_0)                                       |                                               calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                            FCC__xdcDup__1 |        993 |        824 |       0 |  169 |   1947 |      3 |      3 |            6 |
|           (U1)                                                     |                                                            FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 fp32_axis_mult__xdcDup__1 |        190 |        143 |       0 |   47 |    403 |      0 |      0 |            2 |
|           U14                                                      |                                               param_fifo_block__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U2                                                       |                                                 fp32_axis_mult__xdcDup__2 |        190 |        143 |       0 |   47 |    403 |      0 |      0 |            2 |
|           U3                                                       |                                                 fp32_axis_mult__xdcDup__3 |        180 |        134 |       0 |   46 |    375 |      0 |      0 |            2 |
|           U4                                                       |                          t_axi4_stream32_fifo__parameterized12__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                       |                                                      native_to_axis32__65 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                       |                               param_fifo_block__parameterized1__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U7                                                       |                                                axis_fi32tofp32__xdcDup__1 |        219 |        190 |       0 |   29 |    361 |      0 |      0 |            0 |
|         U10                                                        |                                                            axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                        |                                                            axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                axis_fi32tofp32__parameterized1__xdcDup__1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD9202 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                        |                                                       ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                    |                                                       ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                  ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                     native_to_axis32__106 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                     native_to_axis32__105 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                       |                                                     native_to_axis32__104 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                       |                                                     native_to_axis32__103 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                       |                                                     native_to_axis32__102 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                       |                                                     native_to_axis32__101 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                       |                                                        native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                        |                                                axis_fi32tofp32__xdcDup__2 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD9267 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|         U15                                                        |                                           t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                    |                                           t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                  |                                          t_axi4_stream16_sfifo_d16_HD9333 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                        |                               param_fifo_block__parameterized3__xdcDup__1 |         91 |         91 |       0 |    0 |    158 |      1 |      2 |            0 |
|           (U16)                                                    |                               param_fifo_block__parameterized3__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                      native_to_axis32__56 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                       |                          t_axi4_stream32_fifo__parameterized16__xdcDup__1 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                       |                                                            sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                               |                                                 fwft_sfifo_w32_d16_HD5286 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                        |                                                axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                      ip_axis16_reg_HD9371 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                        |                                                axis16_reg_wrap__xdcDup__2 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                      ip_axis16_reg_HD9374 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U19                                                        |                                            t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                    |                                            t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst                 |                                         t_axi4_stream8_sfifo_d2048_HD9378 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                         |                                                            FSU__xdcDup__1 |       3785 |       3260 |       0 |  525 |   7110 |     10 |      7 |           14 |
|           U1                                                       |                                             fp32_axis_subtract__xdcDup__1 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                      |                          t_axi4_stream32_fifo__parameterized18__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                      |                                               param_fifo_block__xdcDup__2 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U12                                                      |                                               param_fifo_block__xdcDup__3 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U13                                                      |                               param_fifo_block__parameterized7__xdcDup__1 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U14                                                      |                                                  fp32_axis_add__xdcDup__1 |        295 |        248 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U15                                                      |                                axis_fi32tofp32__parameterized4__xdcDup__1 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                      |                                axis_fi32tofp32__parameterized6__xdcDup__1 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                      |                                                  fp32_axis_add__xdcDup__2 |        292 |        246 |       0 |   46 |    577 |      0 |      0 |            2 |
|           U19                                                      |                                                 fp32_axis_mult__xdcDup__4 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U2                                                       |                          t_axi4_stream32_fifo__parameterized22__xdcDup__1 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                      |                                                 fp32_axis_mult__xdcDup__5 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                      |                                                 fp32_axis_mult__xdcDup__6 |        185 |        140 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U25                                                      |                                axis_fi32tofp32__parameterized8__xdcDup__1 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__1 |        929 |        816 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                       |                                                 fp32_axis_mult__xdcDup__7 |        197 |        148 |       0 |   49 |    435 |      0 |      0 |            2 |
|           U5                                                       |                          t_axi4_stream32_fifo__parameterized24__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                       |                                               param_fifo_block__xdcDup__4 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U7                                                       |                              param_fifo_block__parameterized10__xdcDup__1 |         91 |         91 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U8                                                       |                          t_axi4_stream32_fifo__parameterized28__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                       |                          t_axi4_stream32_fifo__parameterized30__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                        |                                                         pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                    |                                                         pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                        axis_sync_flow__16 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                        |                                                axis_fp32tofi32__xdcDup__1 |        196 |        192 |       0 |    4 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__1 |        196 |        192 |       0 |    4 |    310 |      0 |      0 |            0 |
|         U23                                                        |                                                         axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                    |                                                         axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                        |                                                         pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                    |                                                         pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                            axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                        |                                                 axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17335 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                        |                                                          axis32_sw_3_1__2 |         46 |         46 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                                    |                                                          axis32_sw_3_1__2 |         46 |         46 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                                axis_fp32tofi32__xdcDup__2 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__2 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|         U3                                                         |                                                            NLC__xdcDup__1 |       7715 |       6739 |       0 |  976 |  14401 |     32 |      6 |           28 |
|           (U3)                                                     |                                                            NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                               |                                               param_fifo_block__xdcDup__5 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           POW2_M_EXP                                               |                                               param_fifo_block__xdcDup__6 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           RANGE_OFF                                                |                              param_fifo_block__parameterized14__xdcDup__1 |         91 |         91 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U1                                                       |                                             fp32_axis_subtract__xdcDup__2 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U10                                                      |                                                 fp32_axis_mult__xdcDup__8 |        188 |        143 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U11                                                      |                          t_axi4_stream32_fifo__parameterized34__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                      |                          t_axi4_stream32_fifo__parameterized36__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                      |                          t_axi4_stream32_fifo__parameterized38__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                      |                                               param_fifo_block__xdcDup__7 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                      |                                              axis_lut_X_to_ADD__xdcDup__1 |       3203 |       2872 |       0 |  331 |   5882 |     18 |      0 |           10 |
|           U16                                                      |                                                 axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                               axis_fi32tofp32__parameterized16__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                               axis_fi32tofp32__parameterized18__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                  fp32_axis_add__xdcDup__4 |        283 |        240 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U23                                                      |                                                fp32_axis_mult__xdcDup__11 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U26                                                      |                                                fp32_axis_mult__xdcDup__12 |        188 |        143 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U27                                                      |                                                fp32_axis_mult__xdcDup__13 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__2 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           U4                                                       |                          t_axi4_stream32_fifo__parameterized74__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                                 axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                             fp32_axis_subtract__xdcDup__5 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U7                                                       |                                                  fp32_axis_add__xdcDup__5 |        294 |        247 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U8                                                       |                                                fp32_axis_mult__xdcDup__14 |        199 |        149 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U9                                                       |                          t_axi4_stream32_fifo__parameterized76__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                  |                          t_axi4_stream32_fifo__parameterized78__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                                |                          t_axi4_stream32_fifo__parameterized80__xdcDup__1 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                         |                               axis_fi32tofp32__parameterized20__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                          |                                               param_fifo_block__xdcDup__8 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           range_fixtofp32                                          |                               axis_fi32tofp32__parameterized22__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                        |                                         axis_fi32tou16__parameterized1__2 |         28 |         28 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                    |                                         axis_fi32tou16__parameterized1__2 |         28 |         28 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                         pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                    |                                                         pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                        |                                                fp32_axis_mult__xdcDup__15 |        193 |        143 |       0 |   50 |    418 |      0 |      0 |            2 |
|           (U34)                                                    |                                                fp32_axis_mult__xdcDup__15 |          6 |          6 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_fp32_axis_mult_HD4450 |        187 |        137 |       0 |   50 |    415 |      0 |      0 |            2 |
|         U35                                                        |                                                      native_to_axis32__66 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                    |                                                      native_to_axis32__66 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                        |                                                  pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                    |                                                  pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                        axis_sync_flow__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                         |                                                            RQC__xdcDup__1 |       5691 |       4985 |       0 |  706 |  10632 |     25 |      3 |           20 |
|           (U4)                                                     |                                                            RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                               param_fifo_block__xdcDup__9 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U10                                                      |                              param_fifo_block__parameterized19__xdcDup__1 |         94 |         94 |       0 |    0 |    157 |      1 |      1 |            0 |
|           U11                                                      |                          t_axi4_stream32_fifo__parameterized84__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                      |                          t_axi4_stream32_fifo__parameterized86__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__10 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U15                                                      |                              axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       3207 |       2879 |       0 |  328 |   5887 |     18 |      0 |           10 |
|           U16                                                      |                                                axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                               axis_fi32tofp32__parameterized26__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                               axis_fi32tofp32__parameterized28__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                               fp32_axis_sqroot__xdcDup__1 |        539 |        454 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                                       |                                                fp32_axis_mult__xdcDup__18 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U4                                                       |                          t_axi4_stream32_fifo__parameterized98__xdcDup__1 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                                axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                             fp32_axis_subtract__xdcDup__8 |        291 |        245 |       0 |   46 |    577 |      0 |      0 |            2 |
|           U7                                                       |                                                fp32_axis_mult__xdcDup__19 |        197 |        147 |       0 |   50 |    435 |      0 |      0 |            2 |
|           U8                                                       |                                                  fp32_axis_add__xdcDup__7 |        292 |        245 |       0 |   47 |    577 |      0 |      0 |            2 |
|           U9                                                       |                                                fp32_axis_mult__xdcDup__20 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                  |                         t_axi4_stream32_fifo__parameterized100__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                        |                                                  pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                    |                                                  pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                        |                                                axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                        |                                                   param16_fifo__xdcDup__1 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           blk_param_fifo0                                          |                                              param_fifo_block__xdcDup__11 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|         U49                                                        |                         t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD6529 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                         |                                                            CFF__xdcDup__1 |       1386 |       1245 |       0 |  141 |   2515 |      3 |      2 |            2 |
|           (U5)                                                     |                                                            CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                              param_fifo_block__parameterized23__xdcDup__1 |         82 |         82 |       0 |    0 |    150 |      1 |      1 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__12 |         74 |         74 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U4                                                       |                         t_axi4_stream32_fifo__parameterized106__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                       |                                             fp32_axis_subtract__xdcDup__9 |        285 |        241 |       0 |   44 |    545 |      0 |      0 |            2 |
|           U9                                                       |                                               fp32_axis_divide__xdcDup__3 |        906 |        809 |       0 |   97 |   1616 |      0 |      0 |            0 |
|         U55                                                        |                                                            gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                     |                                                axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17338 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                     |                                                axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17341 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                               fp32_axis_divide__xdcDup__4 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           (U9)                                                     |                                               fp32_axis_divide__xdcDup__4 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                       |                                               ip_fp32_axis_divide_HD16150 |        921 |        808 |       0 |  113 |   1643 |      0 |      0 |            0 |
|         data_fifo                                                  |                         t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD6561 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                           |                                                          calibration_core |      21840 |      19190 |       0 | 2650 |  40616 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_1)                                       |                                                          calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                       FCC |        978 |        812 |       0 |  166 |   1905 |      3 |      3 |            6 |
|           (U1)                                                     |                                                                       FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                fp32_axis_mult__xdcDup__21 |        182 |        137 |       0 |   45 |    383 |      0 |      0 |            2 |
|           U14                                                      |                                              param_fifo_block__xdcDup__13 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U2                                                       |                                                fp32_axis_mult__xdcDup__22 |        182 |        136 |       0 |   46 |    383 |      0 |      0 |            2 |
|           U3                                                       |                                                fp32_axis_mult__xdcDup__23 |        180 |        134 |       0 |   46 |    375 |      0 |      0 |            2 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized12 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                       |                                                     native_to_axis32__100 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                       |                                          param_fifo_block__parameterized1 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U7                                                       |                                                axis_fi32tofp32__xdcDup__3 |        220 |        191 |       0 |   29 |    361 |      0 |      0 |            0 |
|         U10                                                        |                                                            axis32_hole__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                        |                                                            axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                           axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD8097 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                        |                                                          ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                    |                                                          ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                     ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                      native_to_axis32__57 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                      native_to_axis32__58 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                       |                                                      native_to_axis32__59 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                       |                                                      native_to_axis32__60 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                       |                                                      native_to_axis32__61 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                       |                                                      native_to_axis32__62 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                       |                                                           native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                        |                                                           axis_fi32tofp32 |        218 |        191 |       0 |   27 |    373 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD8032 |        218 |        191 |       0 |   27 |    373 |      0 |      0 |            0 |
|         U15                                                        |                                                      t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           (U15)                                                    |                                                      t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                  |                                                 t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|         U16                                                        |                                          param_fifo_block__parameterized3 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           (U16)                                                    |                                          param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                      native_to_axis32__97 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized16 |         61 |         61 |       0 |    0 |     86 |      1 |      1 |            0 |
|           U6                                                       |                                                           sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                               |                                                 fwft_sfifo_w32_d16_HD4906 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                        |                                                axis16_reg_wrap__xdcDup__3 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                      ip_axis16_reg_HD9368 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                        |                                                           axis16_reg_wrap |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                       |                                                             ip_axis16_reg |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|         U19                                                        |                                                       t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           (U19)                                                    |                                                       t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst                 |                                                t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|         U2                                                         |                                                                       FSU |       3741 |       3240 |       0 |  501 |   7013 |     10 |      7 |           14 |
|           U1                                                       |                                            fp32_axis_subtract__xdcDup__10 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                      |                                     t_axi4_stream32_fifo__parameterized18 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U11                                                      |                                              param_fifo_block__xdcDup__14 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U12                                                      |                                              param_fifo_block__xdcDup__15 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U13                                                      |                                          param_fifo_block__parameterized7 |         91 |         91 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U14                                                      |                                                  fp32_axis_add__xdcDup__8 |        286 |        243 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U15                                                      |                                           axis_fi32tofp32__parameterized4 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                      |                                           axis_fi32tofp32__parameterized6 |        217 |        188 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                      |                                                  fp32_axis_add__xdcDup__9 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U19                                                      |                                                fp32_axis_mult__xdcDup__24 |        189 |        144 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U2                                                       |                                     t_axi4_stream32_fifo__parameterized22 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U22                                                      |                                                fp32_axis_mult__xdcDup__25 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U24                                                      |                                                fp32_axis_mult__xdcDup__26 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U25                                                      |                                           axis_fi32tofp32__parameterized8 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__5 |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                       |                                                fp32_axis_mult__xdcDup__27 |        188 |        143 |       0 |   45 |    415 |      0 |      0 |            2 |
|           U5                                                       |                                     t_axi4_stream32_fifo__parameterized24 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U6                                                       |                                              param_fifo_block__xdcDup__16 |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U7                                                       |                                         param_fifo_block__parameterized10 |         92 |         92 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U8                                                       |                                     t_axi4_stream32_fifo__parameterized28 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U9                                                       |                                     t_axi4_stream32_fifo__parameterized30 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|         U20                                                        |                                                            pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                    |                                                            pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                         axis_sync_flow__9 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                        |                                                axis_fp32tofi32__xdcDup__4 |        197 |        192 |       0 |    5 |    307 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__8 |        197 |        192 |       0 |    5 |    307 |      0 |      0 |            0 |
|         U23                                                        |                                                            axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                    |                                                            axis_fi32tou16 |         29 |         29 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                        |                                                         pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                    |                                                         pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                               axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                        |                                                axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17293 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                        |                                                             axis32_sw_3_1 |         46 |         46 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                                    |                                                             axis32_sw_3_1 |         46 |         46 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                                axis_fp32tofi32__xdcDup__5 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__9 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|         U3                                                         |                                                                       NLC |       7647 |       6702 |       0 |  945 |  14292 |     32 |      6 |           28 |
|           (U3)                                                     |                                                                       NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                               |                                              param_fifo_block__xdcDup__17 |         73 |         73 |       0 |    0 |    141 |      1 |      1 |            0 |
|           POW2_M_EXP                                               |                                              param_fifo_block__xdcDup__18 |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           RANGE_OFF                                                |                                         param_fifo_block__parameterized14 |         91 |         91 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U1                                                       |                                            fp32_axis_subtract__xdcDup__11 |        283 |        240 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U10                                                      |                                                fp32_axis_mult__xdcDup__28 |        186 |        140 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U11                                                      |                                     t_axi4_stream32_fifo__parameterized34 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U12                                                      |                                     t_axi4_stream32_fifo__parameterized36 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U13                                                      |                                     t_axi4_stream32_fifo__parameterized38 |         52 |         52 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__19 |         74 |         74 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                      |                                                         axis_lut_X_to_ADD |       3203 |       2874 |       0 |  329 |   5874 |     18 |      0 |           10 |
|           U16                                                      |                                                axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                          axis_fi32tofp32__parameterized16 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                          axis_fi32tofp32__parameterized18 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                 fp32_axis_add__xdcDup__11 |        279 |        239 |       0 |   40 |    557 |      0 |      0 |            2 |
|           U23                                                      |                                                fp32_axis_mult__xdcDup__31 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U26                                                      |                                                fp32_axis_mult__xdcDup__32 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U27                                                      |                                                fp32_axis_mult__xdcDup__33 |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__6 |        909 |        806 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized74 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                                axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                            fp32_axis_subtract__xdcDup__14 |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U7                                                       |                                                 fp32_axis_add__xdcDup__12 |        281 |        239 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U8                                                       |                                                fp32_axis_mult__xdcDup__34 |        190 |        144 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U9                                                       |                                     t_axi4_stream32_fifo__parameterized76 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           Xi_fifo                                                  |                                     t_axi4_stream32_fifo__parameterized78 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           data_fifo                                                |                                     t_axi4_stream32_fifo__parameterized80 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                         |                                          axis_fi32tofp32__parameterized20 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                          |                                              param_fifo_block__xdcDup__20 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           range_fixtofp32                                          |                                          axis_fi32tofp32__parameterized22 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                        |                                            axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                    |                                            axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                            pixel_bad_repl |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                    |                                                            pixel_bad_repl |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                        |                                                fp32_axis_mult__xdcDup__35 |        182 |        138 |       0 |   44 |    395 |      0 |      0 |            2 |
|           (U34)                                                    |                                                fp32_axis_mult__xdcDup__35 |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_fp32_axis_mult_HD2870 |        176 |        132 |       0 |   44 |    395 |      0 |      0 |            2 |
|         U35                                                        |                                                     native_to_axis32__107 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                    |                                                     native_to_axis32__107 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                        |                                                     pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                    |                                                     pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                         axis_sync_flow__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                         |                                                                       RQC |       5660 |       4965 |       0 |  695 |  10566 |     25 |      3 |           20 |
|           (U4)                                                     |                                                                       RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                              param_fifo_block__xdcDup__21 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U10                                                      |                                         param_fifo_block__parameterized19 |         93 |         93 |       0 |    0 |    156 |      1 |      1 |            0 |
|           U11                                                      |                                     t_axi4_stream32_fifo__parameterized84 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U13                                                      |                                     t_axi4_stream32_fifo__parameterized86 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__22 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U15                                                      |                                         axis_lut_X_to_ADD__parameterized1 |       3204 |       2873 |       0 |  331 |   5879 |     18 |      0 |           10 |
|           U16                                                      |                                                axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                          axis_fi32tofp32__parameterized26 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                          axis_fi32tofp32__parameterized28 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                          fp32_axis_sqroot |        536 |        453 |       0 |   83 |    960 |      0 |      0 |            0 |
|           U3                                                       |                                                fp32_axis_mult__xdcDup__38 |        187 |        141 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized98 |         53 |         53 |       0 |    0 |     78 |      1 |      0 |            0 |
|           U5                                                       |                                                axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                            fp32_axis_subtract__xdcDup__17 |        283 |        241 |       0 |   42 |    561 |      0 |      0 |            2 |
|           U7                                                       |                                                fp32_axis_mult__xdcDup__39 |        188 |        142 |       0 |   46 |    415 |      0 |      0 |            2 |
|           U8                                                       |                                                             fp32_axis_add |        284 |        241 |       0 |   43 |    561 |      0 |      0 |            2 |
|           U9                                                       |                                                            fp32_axis_mult |        189 |        143 |       0 |   46 |    415 |      0 |      0 |            2 |
|           Xi_fifo                                                  |                                    t_axi4_stream32_fifo__parameterized100 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         U40                                                        |                                                     pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                    |                                                     pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                        |                                                           axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                                      axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                        |                                                              param16_fifo |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           blk_param_fifo0                                          |                                              param_fifo_block__xdcDup__23 |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|         U49                                                        |                                    t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD5889 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                         |                                                                       CFF |       1361 |       1232 |       0 |  129 |   2473 |      3 |      2 |            2 |
|           (U5)                                                     |                                                                       CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                         param_fifo_block__parameterized23 |         84 |         84 |       0 |    0 |    149 |      1 |      1 |            0 |
|           U14                                                      |                                                          param_fifo_block |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized106 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U6                                                       |                                                        fp32_axis_subtract |        276 |        234 |       0 |   42 |    529 |      0 |      0 |            2 |
|           U9                                                       |                                               fp32_axis_divide__xdcDup__7 |        888 |        801 |       0 |   87 |   1592 |      0 |      0 |            0 |
|         U55                                                        |                                                            gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                     |                                                axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17296 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                            axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                     |                                                            axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis32_fanout2_HD17290 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                          fp32_axis_divide |        911 |        808 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           (U9)                                                     |                                                          fp32_axis_divide |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                               ip_fp32_axis_divide_HD15218 |        904 |        801 |       0 |  103 |   1624 |      0 |      0 |            0 |
|         data_fifo                                                  |                                    t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD5921 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                                              |                                                      axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                   ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                       ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                              |                                   t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         92 |         92 |       0 |    0 |    181 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                          |                                   t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr32_rd64_d1024_async.fwft_afifo_wr34_rd68_d1024_inst |                                        fwft_afifo_wr34_rd68_d1024_HD17813 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|           U0                                                       |                 fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2_HD17814 |         88 |         88 |       0 |    0 |    180 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                              |                                          axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                          ip_axis16_combine_axis32_HD17867 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                     |                 ip_axis16_combine_axis32_axis_combiner_v1_1_9_top_HD17868 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                               |                                              t_axi4_stream_wr32_rd64_fifo |         91 |         91 |       0 |    0 |    181 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                           |                                              t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr32_rd64_d1024_async.fwft_afifo_wr34_rd68_d1024_inst |                                                fwft_afifo_wr34_rd68_d1024 |         87 |         87 |       0 |    0 |    180 |      1 |      0 |            0 |
|           U0                                                       |                         fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_1_2 |         87 |         87 |       0 |    0 |    180 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                               |                                                       axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                    ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                         ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                               |                                                     axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                  ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                     |                         ip_axis16_combine_axis32_axis_combiner_v1_1_9_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                               |                                              t_axi4_stream_wr64_rd32_fifo |         51 |         51 |       0 |    0 |    115 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                           |                                              t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d16_async.fwft_afifo_wr68_rd34_d16_inst     |                                                  fwft_afifo_wr68_rd34_d16 |         47 |         47 |       0 |    0 |    114 |      1 |      0 |            0 |
|           U0                                                       |                           fwft_afifo_wr68_rd34_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |    114 |      1 |      0 |            0 |
|     EHDRI                                                          |                                                            EHDRI_toplevel |        169 |        169 |       0 |    0 |    302 |      0 |      1 |            0 |
|       (EHDRI)                                                      |                                                            EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                           ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                        ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                  ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                           |                                                          axil32_to_native |          9 |          9 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                                       |                                                          axil32_to_native |          9 |          9 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                           sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                       |                                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                  ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                  ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                       |                                                        exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                   |                                                        exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                          exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                                       |                                                          exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                            |                                                                 PWM_GEN_1 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                         |                                                                    gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                                |                                                                  PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                            |                                                                  PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                       |                                                              flagging_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                   |                                                              flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                               flagging_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                       |                                                               flagging_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                           gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                         |                                                           double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                          |                                                                Flash_intf |        554 |        554 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                                           |                                                                flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                           |                                                     axi_bram_ctrl_wrapper |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                      |                                                          ip_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                                       |                                            ip_axi_bram_ctrl_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                                           |                                             blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                       |                                             blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                                 |                                                  ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                       |                               ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                           |                                                              flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                           |                                                             flash_process |        271 |        271 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                                         |                                                                gating_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                     |                                                                gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                       |                                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                 gating_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                 gating_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                           gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                         |                                                           double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                         |                                                             hder_inserter |       1820 |       1820 |       0 |    0 |   4070 |      7 |     15 |            0 |
|       (HEADER)                                                     |                                                             hder_inserter |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                       hder_insert_mb_intf |        116 |        116 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                       |                                                       hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                        |                                                               err_sync__1 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__1 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                        |                                                               err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                        |                                                               err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                        |                                                               err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                        |                                                               err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                        |                                                               err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                        |                                                               err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                        |                                                               err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                        |                                                               err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                            gh_stretch__parameterized10__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U18                                                          |                                                       axis32_merge_axis64 |         40 |         40 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                                         |                                                    ip_axis32_merge_axis64 |         40 |         40 |       0 |    0 |    114 |      0 |      0 |            0 |
|           (U1)                                                     |                                                    ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         40 |         40 |       0 |    0 |    114 |      0 |      0 |            0 |
|       U19                                                          |                                    t_axi4_stream32_fifo__parameterized110 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|         (U19)                                                      |                                    t_axi4_stream32_fifo__parameterized110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst                |                                       t_axi4_stream32_sfifo_d2048_HD17554 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           U0                                                       |                t_axi4_stream32_sfifo_d2048_fifo_generator_v13_1_2_HD17555 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|       U2                                                           |                                                      t_axi4_stream64_fifo |         98 |         98 |       0 |    0 |    191 |      3 |      0 |            0 |
|         (U2)                                                       |                                                      t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream64_afifo_d1024_inst                |                                               t_axi4_stream64_afifo_d1024 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|           U0                                                       |                        t_axi4_stream64_afifo_d1024_fifo_generator_v13_1_2 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|       U20                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD17875 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD17876 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD18019 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18020 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD18163 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18164 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD18307 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18308 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                                          |                                                        axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U28)                                                      |                                                        axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                           t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                                       |                                           t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD18451 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18452 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                                           |                                                     hder_insert_sequencer |        333 |        333 |       0 |    0 |    271 |      0 |      1 |            0 |
|         (U4)                                                       |                                                     hder_insert_sequencer |        309 |        309 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                  fwft_sfifo_w8_d16_HD1389 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                       |                           fwft_sfifo_w8_d16_fifo_generator_v13_1_2_HD1390 |         24 |         24 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                           |                                                              hder_reorder |         96 |         96 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                                       |                                                              hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                       dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                                       |                                    dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                                           |                                           t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                                       |                                           t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                         t_axi4_lite32_w_afifo_d16_HD18595 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                  t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18596 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                                           |                                                      t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                                       |                                                      t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                                 t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                          t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                                            |                                                              ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|       U1                                                           |                                                                  ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                                                  ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                        |                                                           sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                                    ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                    ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                                        |                                                           sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                           |                                                              expb_irig_v2 |        566 |        565 |       0 |    1 |    714 |      0 |      0 |            0 |
|       (IRIG)                                                       |                                                              expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                           |                                                irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                                irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                             ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                        |                                                     adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                    |                                                     adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                         adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                    |                                                         adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                          adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          adc_sample_en_v2 |          8 |          8 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                   adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                     |                                                   adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                     channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                     |                                                     channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                              irig_mb_intf |         76 |         75 |       0 |    1 |    145 |      0 |      0 |            0 |
|         (U10)                                                      |                                                              irig_mb_intf |         75 |         74 |       0 |    1 |    141 |      0 |      0 |            0 |
|         E1                                                         |                                                           gh_edge_det__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                                       |                                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                    irig_alphab_decoder_v2 |        129 |        129 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                                         |                                                     irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                        irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                     |                                                        irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                   irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                                     |                                                   irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                               irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                     |                                               irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                     irig_frame_decoder_v2 |        172 |        172 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                       |                                                     irig_frame_decoder_v2 |        172 |        172 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                       |                                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                           double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                  irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                       |                                                  irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                         clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                         |                                         clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                           |                                                             irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                                       |                                                             irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                         clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                            |                                                               mgt_wrapper |       2998 |       2592 |      48 |  358 |   6666 |     11 |      0 |            0 |
|       (MGT)                                                        |                                                               mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       EXP_OUT_FIFO                                                 |                                      t_axi4_stream64_fifo__parameterized1 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                    |                                                 t_axi4_stream64_afifo_d16 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|           U0                                                       |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|       MGTS                                                         |                                                                 mgt_block |       2625 |       2267 |       0 |  358 |   5902 |      8 |      0 |            0 |
|         (MGTS)                                                     |                                                                 mgt_block |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                       |                                                                  MGT_CTRL |         91 |         91 |       0 |    0 |    227 |      0 |      0 |            0 |
|           (CTRL)                                                   |                                                                  MGT_CTRL |         90 |         90 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                                |                                        double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |            0 |
|           data_loopback_sync                                       |                                                        double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                        |                                                           double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                        |                                        double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                         |                                                           double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                                 |                                        double_sync_vector__parameterized3 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                           sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                      |                                        double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                       |                                                           double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                       |                                                                  data_mgt |        598 |        543 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           inst                                                     |                                                    data_mgt_data_mgt_core |        598 |        543 |       0 |   55 |   1319 |      1 |      0 |            0 |
|         DATA_CLOCK                                                 |                                                     data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                                |                                                data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                           data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                           |                                              data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                         data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|         EXP                                                        |                                                                   exp_mgt |       1232 |        985 |       0 |  247 |   2597 |      2 |      0 |            0 |
|           inst                                                     |                                                      exp_mgt_exp_mgt_core |       1232 |        985 |       0 |  247 |   2597 |      2 |      0 |            0 |
|         EXP_COMMON                                                 |                                                 exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                            exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                                         |                                             t_axi4_stream_wr64_rd128_fifo |         50 |         50 |       0 |    0 |    244 |      2 |      0 |            0 |
|           (U3)                                                     |                                             t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr32_rd64_d32_async.fwft_afifo_wr66_rd132_d32_inst  |                                                 fwft_afifo_wr66_rd132_d32 |         47 |         47 |       0 |    0 |    244 |      2 |      0 |            0 |
|         U6                                                         |                                             t_axi4_stream_wr128_rd64_fifo |         51 |         51 |       0 |    0 |    179 |      2 |      0 |            0 |
|           (U6)                                                     |                                             t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr128_rd64_d32_sync.fwft_afifo_wr132_rd66_d16_inst  |                                                 fwft_afifo_wr132_rd66_d16 |         48 |         48 |       0 |    0 |    179 |      2 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                          |                                                                 video_mgt |        598 |        543 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           inst                                                     |                                                  video_mgt_video_mgt_core |        598 |        543 |       0 |   55 |   1319 |      1 |      0 |            0 |
|       U1                                                           |                                                                  mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                           |                                                         mgt_stream_merger |        269 |        269 |       0 |    0 |    531 |      3 |      0 |            0 |
|         (U3)                                                       |                                                         mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                   |                              t_axi4_stream_wr64_rd64_fifo__parameterized7 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (EXP_FIFO)                                               |                              t_axi4_stream_wr64_rd64_fifo__parameterized7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                         fwft_afifo_wr66_rd66_d512_HD18794 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                               |                              t_axi4_stream_wr64_rd64_fifo__parameterized3 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                           |                              t_axi4_stream_wr64_rd64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                                 fwft_afifo_wr66_rd66_d512 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                              |                              t_axi4_stream_wr64_rd64_fifo__parameterized5 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                          |                              t_axi4_stream_wr64_rd64_fifo__parameterized5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                         fwft_afifo_wr66_rd66_d512_HD18741 |         87 |         87 |       0 |    0 |    177 |      1 |      0 |            0 |
|     SFW_INTF                                                       |                                                                       SFW |        590 |        589 |       0 |    1 |    728 |      0 |      1 |            0 |
|       (SFW_INTF)                                                   |                                                                       SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                            SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                       |                                                            SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                             |                                                           double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                            trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                           |                                                                fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                          |                                                           sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                  SFW_Ctrl |         50 |         50 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                       |                                                                  SFW_Ctrl |         49 |         49 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                     axil32_addr_demux4__1 |         61 |         61 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                       axil32_to_native__4 |         42 |         42 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                                       |                                                       axil32_to_native__4 |         42 |         42 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                           sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                          sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                       sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                 sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                           |                                                        SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                                       |                                                        SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                                            |                                                           double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                               |                                                           Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                           |                                                           Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                           |                                                               sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                           |                                                                  trig_gen |       2005 |       2005 |       0 |    0 |   1759 |      0 |      0 |            0 |
|       (TRIG)                                                       |                                                                  trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                            trig_gen_ctler |        346 |        346 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                         |                                                             trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                      delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                       |                                                           sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                           min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U2                                                         |                                                       trig_gen_ctler_core |        161 |        161 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                     |                                                       trig_gen_ctler_core |        161 |        161 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                          |                                                           sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                           double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                             progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                     |                                                             progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                           double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                              trig_stamper |        164 |        164 |       0 |    0 |    260 |      0 |      0 |            0 |
|         U1                                                         |                                                               Clk_Divider |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                        trig_stamper_ctler |        160 |        160 |       0 |    0 |    252 |      0 |      0 |            0 |
|           (U4)                                                     |                                                        trig_stamper_ctler |        154 |        154 |       0 |    0 |    238 |      0 |      0 |            0 |
|           E1                                                       |                                                            gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                                       |                                                            gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                       |                                                            gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                       |                                                            gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                       |                                                            gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                       |                                                            gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                       |                                                           double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                          trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                                       |                                                          trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                       |                                                           trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                   |                                                           trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                         |                                                        period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                     |                                                        period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                           min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                    |                                                           min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                           min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                    |                                                           min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                           sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                           min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                           min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                           min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                     |                                                           min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                           min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                     |                                                           min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                           min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                     |                                                           min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                           min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                     |                                                           min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                           min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                     |                                                           min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                            |                                                        axil32_addr_demux4 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                             |                                                         Buffering_wrapper |       2196 |       2196 |       0 |    0 |   3124 |      4 |      1 |           14 |
|       U1                                                           |                                                            axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                         ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                                   ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                             axis64_sw_2_1__parameterized1 |        262 |        262 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                       |                                             axis64_sw_2_1__parameterized1 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                     axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                     axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                             axis64_reg__8 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                             axis64_reg__8 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                             axis64_reg__9 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                             axis64_reg__9 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                                axis64_reg |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                                axis64_reg |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                          |                                                         axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                      |                                                         axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                          |                                                            axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                                      |                                                            axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                             axis64_sw_2_1__parameterized3 |        261 |        261 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                       |                                             axis64_sw_2_1__parameterized3 |         44 |         44 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                  axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                  axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                             axis64_reg__5 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                             axis64_reg__5 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                             axis64_reg__6 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                             axis64_reg__6 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                             axis64_reg__7 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                             axis64_reg__7 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                 Buffering |       1389 |       1389 |       0 |    0 |   1760 |      4 |      1 |           14 |
|         (U4)                                                       |                                                                 Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                   |                                                            Buffering_Ctrl |         69 |         69 |       0 |    0 |    419 |      0 |      0 |            0 |
|           (BUF_CTRL)                                               |                                                            Buffering_Ctrl |         62 |         62 |       0 |    0 |    395 |      0 |      0 |            0 |
|           U0A                                                      |                                                           sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                           double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                           double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                 Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                      |                                                           double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                      |                                                           double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                      |                                                           double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                      |                                                           double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                      |                                                                sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                        |                                                             BUFFERING_FSM |       1074 |       1074 |       0 |    0 |    908 |      0 |      0 |           14 |
|           (FSM)                                                    |                                                             BUFFERING_FSM |       1074 |       1074 |       0 |    0 |    904 |      0 |      0 |           14 |
|           WL_sync                                                  |                                                           double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                          |                                                           sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                    |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                           sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                        |                                                          axis64_hole_sync |         92 |         92 |       0 |    0 |    175 |      0 |      0 |            0 |
|           (U16)                                                    |                                                          axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                             axis64_reg__4 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                  axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                         |                                                       axis16_merge_axis64 |         30 |         30 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U1                                                       |                                                    ip_axis16_merge_axis64 |         30 |         30 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U27                                                        |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|           (U27)                                                    |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |     30 |      0 |      0 |            0 |
|           r0                                                       |                                                           sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                          buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                       |                                       buffer_table_ram_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U7                                                         |                                                         shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                      t_axi4_stream64_fifo__parameterized3 |         49 |         49 |       0 |    0 |     75 |      1 |      1 |            0 |
|           (U8)                                                     |                                      t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_d128.t_axi4_stream64_sfifo_d128_inst                |                                                t_axi4_stream64_sfifo_d128 |         47 |         47 |       0 |    0 |     74 |      1 |      1 |            0 |
|       U5                                                           |                                             axis64_sw_1_2__parameterized1 |        251 |        251 |       0 |    0 |    482 |      0 |      0 |            0 |
|         (U5)                                                       |                                             axis64_sw_1_2__parameterized1 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                                     |                                                             axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg.S0)                                                 |                                                             axis64_reg__2 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                                     |                                                             axis64_reg__3 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S1)                                                 |                                                             axis64_reg__3 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                                   |                                                             axis64_reg__1 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S_in)                                               |                                                             axis64_reg__1 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                               moi_handler |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|         U10                                                        |                                                       moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                    |                                                       moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                           double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                              moi_flag_gen |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U6)                                                     |                                                              moi_flag_gen |         18 |         18 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                           double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                                           gh_edge_det__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                           gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                             |                                                               axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                                             |                                                                adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                             |                                                           adc_readout_top |        423 |        395 |      12 |   16 |    681 |      0 |      0 |            1 |
|       (U7)                                                         |                                                           adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                       adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                       |                                                       adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                             |                                                           double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                               adc_readout |        352 |        324 |      12 |   16 |    397 |      0 |      0 |            1 |
|         (U2)                                                       |                                                               adc_readout |        326 |        310 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                                         |                                                           sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                         |                                                           gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                   |                                                           double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                              |                                                             data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                     |                                                          gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                                 |                                                           double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                       |                                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                             ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                       |                                                             ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                            |                                                                  USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                               |                                              afpa_data_deserializer_16chn |       2024 |       2024 |       0 |    0 |   2652 |      4 |      0 |            0 |
|     (U1)                                                           |                                              afpa_data_deserializer_16chn |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                            |                                                    quad_data_deserializer |        453 |        453 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH0)                                                        |                                                    quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                          |                                                      clink_calibration__1 |        275 |        275 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                      |                                                      clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       clink_delay_ctrl__1 |        259 |        259 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       clink_delay_ctrl__1 |        259 |        259 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                     clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                     |                                                     clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                          |                                                         idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                          |                                                         idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                          |                                                         idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                          |                                                         idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                           |                                                adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                 quad_pattern_validator__1 |         92 |         92 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                         |                                                  adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                  adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                  adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                  adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                  adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                  adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                  adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                  adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                           adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                     |                                           adc_pattern_validator_ctrler__1 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                      clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                           |                                    quad_pattern_validator__parameterized1 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                         |                                                  adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                  adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                  adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                  adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                  adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                  adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                  adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                  adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                              adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                     |                              adc_pattern_validator_ctrler__parameterized1 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                         clk_divider_pulse__parameterized7 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                           |                                                adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                           |                                                              dcm_reset__1 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|       master_gen.U14                                               |                                         adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_16_6M.Ux                                               |                                                serdes_clkin_16_6_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     |             serdes_clkin_16_6_MHz_mmcm_serdes_clkin_16_6_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                            |                                    quad_data_deserializer__parameterized1 |        455 |        455 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH1)                                                        |                                    quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                          |                                                      clink_calibration__2 |        275 |        275 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                      |                                                      clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       clink_delay_ctrl__2 |        259 |        259 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       clink_delay_ctrl__2 |        259 |        259 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                     clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                     |                                                     clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                          |                                                         idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                          |                                                         idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                          |                                                         idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                          |                                                         idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                           |                                                adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                 quad_pattern_validator__2 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                         |                                                 adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                 adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                 adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                           adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                     |                                           adc_pattern_validator_ctrler__2 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                      clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                           |                                    quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                         |                                                  adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                  adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                 adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                              adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                     |                              adc_pattern_validator_ctrler__parameterized3 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                         clk_divider_pulse__parameterized9 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                           |                                                adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                           |                                                              dcm_reset__2 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|     CH2                                                            |                                    quad_data_deserializer__parameterized3 |        453 |        453 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH2)                                                        |                                    quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                          |                                                      clink_calibration__3 |        275 |        275 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                      |                                                      clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       clink_delay_ctrl__3 |        259 |        259 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       clink_delay_ctrl__3 |        259 |        259 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                     clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                     |                                                     clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                          |                                                         idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                          |                                                        idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                               adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                          |                                                        idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                          |                                                            idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                           |                                               adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                 quad_pattern_validator__3 |         91 |         91 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                         |                                                 adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                 adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                 adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                           adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                     |                                           adc_pattern_validator_ctrler__3 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                      clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                           |                                    quad_pattern_validator__parameterized7 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                         |                                                 adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                 adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                 adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                              adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                     |                              adc_pattern_validator_ctrler__parameterized5 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                        clk_divider_pulse__parameterized11 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                           |                                               adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                           |                                                              dcm_reset__3 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|     CH3                                                            |                                    quad_data_deserializer__parameterized5 |        454 |        454 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH3)                                                        |                                    quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                               adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                          |                                                         clink_calibration |        275 |        275 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                                      |                                                         clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                          clink_delay_ctrl |        259 |        259 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                                     |                                                          clink_delay_ctrl |        259 |        259 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                        clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                                     |                                                        clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                          |                                           idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                          |                                           idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                               adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                          |                                           idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                          |                                           idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                           |                                               adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                    quad_pattern_validator |         92 |         92 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                         |                                                 adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                 adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                     adc_pattern_validator |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                     adc_pattern_validator |          7 |          7 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                              adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                                     |                                              adc_pattern_validator_ctrler |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                         clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                           |                                   quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                         |                                                 adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                                     |                                                 adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                 adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                                     |                                                 adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                     |                                                 adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                              adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                                     |                              adc_pattern_validator_ctrler__parameterized7 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                        clk_divider_pulse__parameterized13 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                           |                                                   adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                           |                                                                 dcm_reset |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|       master_gen.U14                                               |                                                    adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         Gen_16_6M.Ux                                               |                                        serdes_clkin_16_6_MHz_mmcm_HD18848 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     |     serdes_clkin_16_6_MHz_mmcm_serdes_clkin_16_6_MHz_mmcm_clk_wiz_HD18849 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U11                                                            |                                                 quad_data_sync__xdcDup__1 |         52 |         52 |       0 |    0 |    194 |      1 |      0 |            0 |
|       (U11)                                                        |                                                 quad_data_sync__xdcDup__1 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                         |                                                     afifo_w72_d16_HD18853 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|         U0                                                         |                              afifo_w72_d16_fifo_generator_v13_1_2_HD18854 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|           inst_fifo_gen                                            |                        afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18855 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|       sync_en                                                      |                                       double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|     U12                                                            |                                                 quad_data_sync__xdcDup__2 |         52 |         52 |       0 |    0 |    194 |      1 |      0 |            0 |
|       (U12)                                                        |                                                 quad_data_sync__xdcDup__2 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                         |                                                     afifo_w72_d16_HD18903 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|         U0                                                         |                              afifo_w72_d16_fifo_generator_v13_1_2_HD18904 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|           inst_fifo_gen                                            |                        afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18905 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|       sync_en                                                      |                                    double_sync_vector__parameterized10__6 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|     U4                                                             |                                                 quad_data_sync__xdcDup__3 |         52 |         52 |       0 |    0 |    194 |      1 |      0 |            0 |
|       (U4)                                                         |                                                 quad_data_sync__xdcDup__3 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                         |                                                     afifo_w72_d16_HD18953 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|         U0                                                         |                              afifo_w72_d16_fifo_generator_v13_1_2_HD18954 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|           inst_fifo_gen                                            |                        afifo_w72_d16_fifo_generator_v13_1_2_synth_HD18955 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|       sync_en                                                      |                                    double_sync_vector__parameterized10__5 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|     U9                                                             |                                                            quad_data_sync |         52 |         52 |       0 |    0 |    194 |      1 |      0 |            0 |
|       (U9)                                                         |                                                            quad_data_sync |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                         |                                                             afifo_w72_d16 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|         U0                                                         |                                      afifo_w72_d16_fifo_generator_v13_1_2 |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|           inst_fifo_gen                                            |                                afifo_w72_d16_fifo_generator_v13_1_2_synth |         41 |         41 |       0 |    0 |    109 |      1 |      0 |            0 |
|       sync_en                                                      |                                    double_sync_vector__parameterized10__4 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|   U3                                                               |                                                          isc0207A_3k_intf |      28594 |      27289 |       0 | 1305 |  37472 |     27 |     52 |          274 |
|     (U3)                                                           |                                                          isc0207A_3k_intf |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U1                                                             |                                                       fpa_trig_controller |        162 |        162 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                         |                                                       fpa_trig_controller |        162 |        162 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                          |                                                           sync_reset__514 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                           double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                          |                                                           double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                          |                                                           double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                            |                                                     isc0207A_3k_digio_map |         69 |         69 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U19)                                                        |                                                     isc0207A_3k_digio_map |         69 |         69 |       0 |    0 |     86 |      0 |      0 |            0 |
|       U0                                                           |                                                           sync_reset__515 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                             |                                                        fpa_intf_sequencer |         28 |         28 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (U2)                                                         |                                                        fpa_intf_sequencer |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U1A                                                          |                                                           sync_reset__501 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                           double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                            |                                                             afpa_services |       1550 |       1543 |       0 |    7 |   1752 |      0 |      1 |            2 |
|       U1                                                           |                                                             spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                                       |                                                             spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                                         |                                                                sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                             quad_adc_ctrl |         72 |         72 |       0 |    0 |    572 |      0 |      0 |            0 |
|         (U2)                                                       |                                                             quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                                 |                                                           sync_reset__524 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                                     |                                                                    spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                                    |                                                                    spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|         sync_ptren                                                 |                                                               double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                       adc_brd_switch_ctrl |        105 |        105 |       0 |    0 |    121 |      0 |      1 |            0 |
|         (U3)                                                       |                                                       adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__523 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                               Clk_Divider__parameterized1 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                         |                                              LL8_ext_to_spi_tx__xdcDup__1 |         69 |         69 |       0 |    0 |     71 |      0 |      1 |            0 |
|           (U3)                                                     |                                              LL8_ext_to_spi_tx__xdcDup__1 |         43 |         43 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__522 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                 fwft_sfifo_w3_d16_HD19069 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                           |                                                       monitoring_adc_ctrl |        524 |        521 |       0 |    3 |    253 |      0 |      0 |            2 |
|         (U4)                                                       |                                                       monitoring_adc_ctrl |        314 |        314 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                         |                                                           sync_reset__521 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                             signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                         |                                                            ads1118_driver |        153 |        152 |       0 |    1 |    107 |      0 |      0 |            0 |
|           (U2)                                                     |                                                            ads1118_driver |        153 |        152 |       0 |    1 |    105 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__520 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                        |                                               Clk_Divider__parameterized3 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                        |                                               Clk_Divider__parameterized5 |         29 |         29 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                                           |                                                         adc_brd_id_reader |        274 |        272 |       0 |    2 |    180 |      0 |      0 |            0 |
|         (U5)                                                       |                                                         adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__519 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                          signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                         |                                                             brd_id_reader |        258 |        258 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                             brd_id_reader |        217 |        217 |       0 |    0 |    129 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__517 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                               Clk_Divider__parameterized7 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                                           |                                                        flex_brd_id_reader |        410 |        408 |       0 |    2 |    414 |      0 |      0 |            0 |
|         (U6)                                                       |                                                        flex_brd_id_reader |          2 |          2 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__518 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                          signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                                         |                                                          brd_id_reader__1 |        395 |        395 |       0 |    0 |    362 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          brd_id_reader__1 |        354 |        354 |       0 |    0 |    331 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__525 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                       |                                            Clk_Divider__parameterized7__1 |         41 |         41 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                           |                                                           reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                           |                                                        afpa_services_ctrl |        134 |        134 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U8)                                                       |                                                        afpa_services_ctrl |        134 |        134 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__516 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U23                                                            |                                                       frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U23)                                                        |                                                       frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__500 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                           double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                            |                                                    fpa_trig_precontroller |         31 |         31 |       0 |    0 |     38 |      0 |      0 |            0 |
|       (U24)                                                        |                                                    fpa_trig_precontroller |         20 |         20 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                                           |                                               gh_stretch__parameterized12 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                          |                                                           sync_reset__499 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                           double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                          |                                                           double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                            |                                                      isc0207A_3k_clks_gen |       8035 |       8035 |       0 |    0 |   1442 |      0 |      1 |           26 |
|       (U26)                                                        |                                                      isc0207A_3k_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                 isc0207A_3k_clks_gen_core |        104 |        104 |       0 |    0 |    265 |      0 |      1 |            0 |
|         (U1)                                                       |                                                 isc0207A_3k_clks_gen_core |         14 |         14 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__497 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                               Clk_Divider__parameterized9 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2B                                                        |                                              Clk_Divider__parameterized11 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2C                                                        |                                              Clk_Divider__parameterized15 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2D                                                        |                                              Clk_Divider__parameterized17 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         UCA                                                        |                                              Clk_Divider__parameterized13 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         adcclk_sync                                                |                                                        fwft_afifo_w8_d256 |         77 |         77 |       0 |    0 |    172 |      0 |      1 |            0 |
|           U0                                                       |                                 fwft_afifo_w8_d256_fifo_generator_v13_1_2 |         77 |         77 |       0 |    0 |    172 |      0 |      1 |            0 |
|         sync_en                                                    |                                       double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|       U2                                                           |                                                     isc0207A_3k_clks_mmcm |       7929 |       7929 |       0 |    0 |   1177 |      0 |      0 |           26 |
|         (U2)                                                       |                                                     isc0207A_3k_clks_mmcm |         45 |         45 |       0 |    0 |     79 |      0 |      0 |            0 |
|         DYN1.U2                                                    |                                                          native_to_axil32 |          6 |          6 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (DYN1.U2)                                                |                                                          native_to_axil32 |          6 |          6 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__495 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__496 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10M                                                       |                                                  isc0207A_3k_8_3_MHz_mmcm |       7878 |       7878 |       0 |    0 |   1021 |      0 |      0 |           26 |
|           inst                                                     |          isc0207A_3k_8_3_MHz_mmcm_isc0207A_3k_8_3_MHz_mmcm_axi_clk_config |       7878 |       7878 |       0 |    0 |   1021 |      0 |      0 |           26 |
|     U4                                                             |                                                   isc0207A_3k_mblaze_intf |        319 |        313 |       0 |    6 |   1767 |      0 |      0 |            2 |
|       (U4)                                                         |                                                   isc0207A_3k_mblaze_intf |        319 |        313 |       0 |    6 |   1765 |      0 |      0 |            2 |
|       U1                                                           |                                                           sync_reset__494 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                             |                                                     isc0207A_3k_hw_driver |       1552 |       1518 |       0 |   34 |   3483 |      2 |      7 |            0 |
|       (U5)                                                         |                                                     isc0207A_3k_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                       afpa_int_signal_gen |         95 |         95 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U1)                                                       |                                                       afpa_int_signal_gen |         95 |         95 |       0 |    0 |    109 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__493 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                           double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                        |                                                           double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                       isc0207A_3k_hw_prog |        174 |        174 |       0 |    0 |   1016 |      0 |      1 |            0 |
|         U1                                                         |                                                             afpa_prog_mux |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             afpa_prog_mux |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__492 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                   isc0207A_3k_prog_ctrler |        169 |        169 |       0 |    0 |    319 |      0 |      1 |            0 |
|           U1                                                       |                                                 isc0207A_3k_bitstream_gen |         62 |         62 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U3                                                       |                                                    isc0207A_3k_spi_feeder |         36 |         36 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U6                                                       |                                              LL8_ext_to_spi_tx__xdcDup__2 |         71 |         71 |       0 |    0 |     78 |      0 |      1 |            0 |
|         U21                                                        |                                              isc0207A_3k_elcorr_refs_ctrl |          0 |          0 |       0 |    0 |    689 |      0 |      0 |            0 |
|       U3                                                           |                                                          fleG_prog_ctrler |        281 |        281 |       0 |    0 |    331 |      0 |      1 |            0 |
|         (U3)                                                       |                                                          fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                         |                                                             ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             ad5648_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__487 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                    fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    171 |      0 |      0 |            0 |
|           (U2)                                                     |                                                    fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    169 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__486 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                       fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                                     |                                                       fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__485 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                         LL8_ext_to_spi_tx |         71 |         71 |       0 |    0 |     77 |      0 |      1 |            0 |
|           (U4)                                                     |                                                         LL8_ext_to_spi_tx |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__484 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                 fwft_sfifo_w3_d16_HD19089 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U4                                                           |                                                     afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    605 |      0 |      0 |            0 |
|         (U4)                                                       |                                                     afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    595 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__483 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                           double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                        |                                                           double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                                        |                                                           double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                isc0207A_3k_readout_ctrler |        931 |        897 |       0 |   34 |   1414 |      2 |      5 |            0 |
|         U1                                                         |                                                     fastrd_waste_area_gen |          7 |          7 |       0 |    0 |     80 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     fastrd_waste_area_gen |          7 |          7 |       0 |    0 |     78 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__482 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                fastrd_stretching_area_gen |         12 |         12 |       0 |    0 |    113 |      0 |      0 |            0 |
|           (U10)                                                    |                                                fastrd_stretching_area_gen |         12 |         12 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__481 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                      fastrd_user_area_gen |         79 |         58 |       0 |   21 |    106 |      0 |      0 |            0 |
|           (U2)                                                     |                                                      fastrd_user_area_gen |         79 |         58 |       0 |   21 |    104 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__480 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                             fastrd_clks_memory__xdcDup__1 |        242 |        242 |       0 |    0 |    307 |      0 |      4 |            0 |
|           U1                                                       |                                                  fastrd_clk_mem_ctrler__6 |         19 |         19 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U11                                                      |                                                           sync_reset__479 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                        fwft_sfifo_w3_d256 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U4                                                       |                                                  fastrd_clk_mem_ctrler__7 |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U5                                                       |                                                fwft_sfifo_w3_d256_HD19136 |         43 |         43 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U6                                                       |                                                  fastrd_clk_mem_ctrler__8 |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U7                                                       |                                                fwft_sfifo_w3_d256_HD19156 |         42 |         42 |       0 |    0 |     53 |      0 |      1 |            0 |
|           U8                                                       |                                                     fastrd_clk_mem_ctrler |         18 |         18 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U9                                                       |                                                fwft_sfifo_w3_d256_HD19176 |         42 |         42 |       0 |    0 |     53 |      0 |      1 |            0 |
|         U4                                                         |                                                       fastrd_raw_area_gen |        113 |        100 |       0 |   13 |    121 |      0 |      0 |            0 |
|           (U4)                                                     |                                                       fastrd_raw_area_gen |        113 |        100 |       0 |   13 |    119 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__478 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                isc0207A_3k_readout_kernel |         69 |         69 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (U5)                                                     |                                                isc0207A_3k_readout_kernel |         69 |         69 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__477 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                           fastrd_wdow_mem |        150 |        150 |       0 |    0 |    282 |      2 |      0 |            0 |
|           (U6)                                                     |                                                           fastrd_wdow_mem |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                              fastrd_wdow_mem_output_ctler |         16 |         16 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U2                                                       |                                                       fwft_sfifo_w43_d512 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U3                                                       |                                               fwft_sfifo_w43_d512_HD19277 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U4                                                       |                                                           sync_reset__476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                       |                                               fastrd_wdow_mem_input_ctler |          5 |          5 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U7                                                         |                                              fastrd_wdow_info_rate_ctrler |        251 |        251 |       0 |    0 |    320 |      0 |      1 |            0 |
|           (U7)                                                     |                                              fastrd_wdow_info_rate_ctrler |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                fastrd_wdow_info_rate_core |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U3                                                       |                                                        fastrd_clks_memory |        234 |        234 |       0 |    0 |    292 |      0 |      1 |            0 |
|         U8                                                         |                                                             gh_stretch__5 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U9                                                         |                                                                gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     U6                                                             |                                                            fpa_status_gen |        366 |        366 |       0 |    0 |     92 |      0 |      0 |            0 |
|       (U6)                                                         |                                                            fpa_status_gen |        366 |        366 |       0 |    0 |     88 |      0 |      0 |            0 |
|       U1A                                                          |                                                           sync_reset__469 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           sync_reset__470 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                             |                                                       fpa_watchdog_module |        271 |        270 |       0 |    1 |    527 |      0 |      0 |            0 |
|       (U7)                                                         |                                                       fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                           edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                       |                                                           edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__503 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                           edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                      |                                                           edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__504 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                           edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                       |                                                           edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__505 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                          |                                                           double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                          |                                                           double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                           edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                       |                                                           edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__506 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                      fpa_data_cnt_min_max |         45 |         44 |       0 |    1 |    138 |      0 |      0 |            0 |
|         U1                                                         |                                                              fpa_data_cnt |          6 |          5 |       0 |    1 |     42 |      0 |      0 |            0 |
|           (U1)                                                     |                                                              fpa_data_cnt |          6 |          5 |       0 |    1 |     40 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__468 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                          fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                     |                                                          fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__467 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                              edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                       |                                                              edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                                trig_delay |        106 |        106 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                       |                                                                trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                         delay_measurement |          8 |          8 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                     |                                                         delay_measurement |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__464 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                           gh_edge_det__18 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                       |                                                               gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                         |                                                           sync_reset__465 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                              min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                              min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__461 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                           |                                                               trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                       |                                                               trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                     |                                                           period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__462 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                           sync_reset__463 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                          min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                          min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__502 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                             |                                                    axis64_throughput_ctrl |        155 |        122 |       0 |   33 |    207 |     14 |      1 |            0 |
|       (U8)                                                         |                                                    axis64_throughput_ctrl |         44 |         11 |       0 |   33 |     91 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__460 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       sgen_d8192.t_axi4_stream64_sfifo_d8192_lim_inst              |                                           t_axi4_stream64_sfifo_d8192_lim |        111 |        111 |       0 |    0 |    114 |     14 |      1 |            0 |
|         U0                                                         |                    t_axi4_stream64_sfifo_d8192_lim_fifo_generator_v13_1_2 |        111 |        111 |       0 |    0 |    114 |     14 |      1 |            0 |
|           inst_fifo_gen                                            |              t_axi4_stream64_sfifo_d8192_lim_fifo_generator_v13_1_2_synth |        111 |        111 |       0 |    0 |    114 |     14 |      1 |            0 |
|     U9                                                             |                                                      afpa_data_ctrl_16chn |      16031 |      14807 |       0 | 1224 |  27921 |     11 |     42 |          244 |
|       ID_A                                                         |                                                             afpa_dval_gen |        653 |        637 |       0 |   16 |    800 |      0 |      4 |            0 |
|         U1                                                         |                                             afpa_real_data_gen__xdcDup__1 |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|           U1                                                       |                                   afpa_line_sync_mode_dval_gen__xdcDup__1 |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|         U2                                                         |                                                             afpa_flow_mux |         56 |         56 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                             afpa_flow_mux |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                        afpa_diag_data_gen |        380 |        380 |       0 |    0 |    381 |      0 |      1 |            0 |
|           (U4)                                                     |                                                        afpa_diag_data_gen |        153 |        153 |       0 |    0 |    136 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                      |                                                           double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                      |                                                           double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                       |                                                     fpa_diag_line_gen__13 |         44 |         44 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                       |                                                     fpa_diag_line_gen__14 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                       |                                                     fpa_diag_line_gen__15 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                       |                                                         fpa_diag_line_gen |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                       |                                              Clk_Divider__parameterized23 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                       |                                                         fwft_sfifo_w3_d16 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                                |                                              Clk_Divider__parameterized21 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_B                                                         |                                             afpa_dval_gen__parameterized1 |        657 |        641 |       0 |   16 |    799 |      0 |      4 |            0 |
|         U1                                                         |                                             afpa_real_data_gen__xdcDup__2 |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|           U1                                                       |                                   afpa_line_sync_mode_dval_gen__xdcDup__2 |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|         U2                                                         |                                                          afpa_flow_mux__3 |         56 |         56 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          afpa_flow_mux__3 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                        afpa_diag_data_gen__parameterized1 |        384 |        384 |       0 |    0 |    380 |      0 |      1 |            0 |
|           (U4)                                                     |                                        afpa_diag_data_gen__parameterized1 |        152 |        152 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                      |                                                           double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                      |                                                           double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                       |                                                      fpa_diag_line_gen__9 |         46 |         46 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                       |                                                     fpa_diag_line_gen__10 |         40 |         40 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                       |                                                     fpa_diag_line_gen__11 |         43 |         43 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                       |                                                     fpa_diag_line_gen__12 |         44 |         44 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                       |                                              Clk_Divider__parameterized27 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                       |                                                 fwft_sfifo_w3_d16_HD19009 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                                |                                              Clk_Divider__parameterized25 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_C                                                         |                                             afpa_dval_gen__parameterized3 |        656 |        640 |       0 |   16 |    799 |      0 |      4 |            0 |
|         U1                                                         |                                             afpa_real_data_gen__xdcDup__3 |        218 |        202 |       0 |   16 |    316 |      0 |      3 |            0 |
|           U1                                                       |                                   afpa_line_sync_mode_dval_gen__xdcDup__3 |        218 |        202 |       0 |   16 |    316 |      0 |      3 |            0 |
|         U2                                                         |                                                          afpa_flow_mux__2 |         56 |         56 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          afpa_flow_mux__2 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                        afpa_diag_data_gen__parameterized3 |        382 |        382 |       0 |    0 |    380 |      0 |      1 |            0 |
|           (U4)                                                     |                                        afpa_diag_data_gen__parameterized3 |        152 |        152 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                      |                                                           double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                      |                                                           double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                       |                                                      fpa_diag_line_gen__5 |         44 |         44 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                       |                                                      fpa_diag_line_gen__6 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                       |                                                      fpa_diag_line_gen__7 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                       |                                                      fpa_diag_line_gen__8 |         43 |         43 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                       |                                              Clk_Divider__parameterized31 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                       |                                                 fwft_sfifo_w3_d16_HD19029 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                                |                                              Clk_Divider__parameterized29 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_D                                                         |                                             afpa_dval_gen__parameterized5 |        659 |        643 |       0 |   16 |    799 |      0 |      4 |            0 |
|         U1                                                         |                                                        afpa_real_data_gen |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|           U1                                                       |                                              afpa_line_sync_mode_dval_gen |        217 |        201 |       0 |   16 |    316 |      0 |      3 |            0 |
|         U2                                                         |                                                          afpa_flow_mux__1 |         56 |         56 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          afpa_flow_mux__1 |         56 |         56 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__410 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                        afpa_diag_data_gen__parameterized5 |        386 |        386 |       0 |    0 |    380 |      0 |      1 |            0 |
|           (U4)                                                     |                                        afpa_diag_data_gen__parameterized5 |        152 |        152 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                      |                                                           double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                      |                                                           double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                       |                                                      fpa_diag_line_gen__1 |         49 |         49 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                       |                                                      fpa_diag_line_gen__2 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                       |                                                      fpa_diag_line_gen__3 |         41 |         41 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                       |                                                      fpa_diag_line_gen__4 |         43 |         43 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U4                                                       |                                              Clk_Divider__parameterized35 |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                       |                                                 fwft_sfifo_w3_d16_HD19049 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|           UgenB.UCa                                                |                                              Clk_Divider__parameterized33 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                           |                                         afpa_analog_chain_corr__xdcDup__1 |       3131 |       2845 |       0 |  286 |   5669 |      0 |      4 |           60 |
|         g0.U1                                                      |                                                     afpa_elec_ref_proc__4 |        218 |        218 |       0 |    0 |    340 |      0 |      0 |            8 |
|           U1                                                       |                                                     afpa_elec_ref_calc__4 |        190 |        190 |       0 |    0 |    261 |      0 |      0 |            8 |
|           U7                                                       |                                                   afpa_elec_ref_ctrler__4 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                      |                                     afpa_elec_ref_proc__parameterized1__4 |        216 |        216 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                       |                                     afpa_elec_ref_calc__parameterized1__4 |        188 |        188 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                       |                                   afpa_elec_ref_ctrler__parameterized1__4 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                      |                                                     afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                  |                                                     afpa_quad_subtract__4 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                      |                                                  afpa_quad_div__xdcDup__1 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                  |                                                  afpa_quad_div__xdcDup__1 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__1 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__2 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__3 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__4 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                      |                                                     afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                  |                                                     afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                      |                                                         afpa_quad_mult__4 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                  |                                                         afpa_quad_mult__4 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                       |                                                           sync_reset__375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                      |                                                          afpa_quad_add__4 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                  |                                                          afpa_quad_add__4 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                      |                                                      afpa_sample_demux__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                          |                                         afpa_analog_chain_corr__xdcDup__2 |       3133 |       2846 |       0 |  287 |   5662 |      0 |      4 |           60 |
|         g0.U1                                                      |                                                     afpa_elec_ref_proc__6 |        219 |        218 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                       |                                                     afpa_elec_ref_calc__6 |        191 |        190 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                       |                                                   afpa_elec_ref_ctrler__6 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                      |                                     afpa_elec_ref_proc__parameterized1__6 |        217 |        217 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                       |                                     afpa_elec_ref_calc__parameterized1__6 |        189 |        189 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                       |                                   afpa_elec_ref_ctrler__parameterized1__6 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                      |                                                     afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                  |                                                     afpa_quad_subtract__8 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                      |                                                  afpa_quad_div__xdcDup__2 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                  |                                                  afpa_quad_div__xdcDup__2 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__5 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__6 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__7 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__8 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                      |                                                     afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                  |                                                     afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__453 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                      |                                                         afpa_quad_mult__6 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                  |                                                         afpa_quad_mult__6 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                       |                                                           sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                      |                                                          afpa_quad_add__6 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                  |                                                          afpa_quad_add__6 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__450 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                      |                                                      afpa_sample_demux__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                          |                                         afpa_analog_chain_corr__xdcDup__3 |       3135 |       2846 |       0 |  289 |   5662 |      0 |      4 |           60 |
|         g0.U1                                                      |                                                        afpa_elec_ref_proc |        219 |        218 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                       |                                                        afpa_elec_ref_calc |        191 |        190 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                       |                                                      afpa_elec_ref_ctrler |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                      |                                        afpa_elec_ref_proc__parameterized1 |        217 |        217 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                       |                                        afpa_elec_ref_calc__parameterized1 |        189 |        189 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                       |                                      afpa_elec_ref_ctrler__parameterized1 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                      |                                                    afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                  |                                                    afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__454 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                      |                                                  afpa_quad_div__xdcDup__3 |       2074 |       1786 |       0 |  288 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                  |                                                  afpa_quad_div__xdcDup__3 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                    |                                     afpa_single_div_ip_wrapper__xdcDup__9 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__10 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__11 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__12 |        503 |        429 |       0 |   74 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                      |                                                        afpa_quad_subtract |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                  |                                                        afpa_quad_subtract |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                      |                                                            afpa_quad_mult |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                  |                                                            afpa_quad_mult |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                       |                                                           sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                      |                                                             afpa_quad_add |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                  |                                                             afpa_quad_add |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                      |                                                         afpa_sample_demux |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                                          |                                           afpa_data_dispatcher__xdcDup__1 |         97 |         95 |       0 |    2 |    255 |      1 |      1 |            0 |
|         (U13)                                                      |                                           afpa_data_dispatcher__xdcDup__1 |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                        |                                                           sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                        |                                                           double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                               fwft_afifo_w96_d128_HD21767 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21768 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|         U2                                                         |                                                fwft_sfifo_w72_d16_HD21926 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                       |                         fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21927 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U14                                                          |                                           afpa_data_dispatcher__xdcDup__2 |         97 |         95 |       0 |    2 |    255 |      1 |      1 |            0 |
|         (U14)                                                      |                                           afpa_data_dispatcher__xdcDup__2 |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                        |                                                           sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                        |                                                           double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                               fwft_afifo_w96_d128_HD21819 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21820 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|         U2                                                         |                                                fwft_sfifo_w72_d16_HD21946 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                       |                         fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21947 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U17                                                          |                                      afpa_chn_diversity_ctrler__xdcDup__1 |        121 |        121 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U17)                                                      |                                      afpa_chn_diversity_ctrler__xdcDup__1 |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                               fwft_sfifo_w76_d256_HD22013 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD22014 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                        |                                               fwft_sfifo_w76_d256_HD22035 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD22036 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U18                                                          |                                           afpa_data_dispatcher__xdcDup__3 |        213 |        210 |       0 |    3 |    669 |      2 |      1 |            4 |
|         (U18)                                                      |                                           afpa_data_dispatcher__xdcDup__3 |        121 |        118 |       0 |    3 |    484 |      0 |      0 |            4 |
|         U0B                                                        |                                                           sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                        |                                                           double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                               fwft_afifo_w96_d128_HD21871 |         67 |         67 |       0 |    0 |    152 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21872 |         67 |         67 |       0 |    0 |    152 |      1 |      1 |            0 |
|         U2                                                         |                                                fwft_sfifo_w72_d16_HD21966 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                       |                         fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD21967 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U19                                                          |                                      afpa_chn_diversity_ctrler__xdcDup__2 |        115 |        115 |       0 |    0 |    159 |      2 |      2 |            0 |
|         (U19)                                                      |                                      afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__444 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                               fwft_sfifo_w76_d256_HD22057 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD22058 |         39 |         39 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                        |                                               fwft_sfifo_w76_d256_HD22079 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD22080 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|       U2                                                           |                                                    afpa_analog_chain_corr |       3135 |       2846 |       0 |  289 |   5662 |      0 |      4 |           60 |
|         g0.U1                                                      |                                                     afpa_elec_ref_proc__5 |        219 |        218 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                       |                                                     afpa_elec_ref_calc__5 |        191 |        190 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                       |                                                   afpa_elec_ref_ctrler__5 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                                      |                                     afpa_elec_ref_proc__parameterized1__5 |        217 |        217 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                       |                                     afpa_elec_ref_calc__parameterized1__5 |        189 |        189 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                       |                                   afpa_elec_ref_ctrler__parameterized1__5 |         28 |         28 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                                      |                                                     afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                                  |                                                     afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                      |                                                             afpa_quad_div |       2074 |       1786 |       0 |  288 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                                  |                                                             afpa_quad_div |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           g0.U0                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__13 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           g0.U1                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__14 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U2                                                    |                                    afpa_single_div_ip_wrapper__xdcDup__15 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           g0.U3                                                    |                                                afpa_single_div_ip_wrapper |        503 |        429 |       0 |   74 |   1140 |      0 |      1 |           10 |
|         g0.U5                                                      |                                                     afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                                  |                                                     afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                                      |                                                         afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                                  |                                                         afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                       |                                                           sync_reset__417 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                                      |                                                          afpa_quad_add__5 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                                  |                                                          afpa_quad_add__5 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                                      |                                                      afpa_sample_demux__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U20                                                          |                                                      afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U15                                                        |                                                       afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U15)                                                    |                                                       afpa_low_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                        |                                                      afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U16)                                                    |                                                      afpa_high_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                          |                                                      afpa_data_dispatcher |         97 |         95 |       0 |    2 |    255 |      1 |      1 |            0 |
|         (U25)                                                      |                                                      afpa_data_dispatcher |          6 |          4 |       0 |    2 |     72 |      0 |      0 |            0 |
|         U0B                                                        |                                                           sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                        |                                                           double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       fwft_afifo_w96_d128 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|           U0                                                       |                                fwft_afifo_w96_d128_fifo_generator_v13_1_2 |         66 |         66 |       0 |    0 |    151 |      1 |      1 |            0 |
|         U2                                                         |                                                        fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U0                                                       |                                 fwft_sfifo_w72_d16_fifo_generator_v13_1_2 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U6                                                           |                                                 afpa_chn_diversity_ctrler |        121 |        121 |       0 |    0 |    170 |      2 |      2 |            0 |
|         (U6)                                                       |                                                 afpa_chn_diversity_ctrler |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                                       fwft_sfifo_w76_d256 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                                fwft_sfifo_w76_d256_fifo_generator_v13_1_2 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U2B                                                        |                                               fwft_sfifo_w76_d256_HD21991 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U0                                                       |                        fwft_sfifo_w76_d256_fifo_generator_v13_1_2_HD21992 |         40 |         40 |       0 |    0 |     44 |      1 |      1 |            0 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


