#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca6c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca6dc0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x1c998b0 .functor NOT 1, L_0x1cda720, C4<0>, C4<0>, C4<0>;
L_0x1cda4b0 .functor XOR 1, L_0x1cda2c0, L_0x1cda410, C4<0>, C4<0>;
L_0x1cda610 .functor XOR 1, L_0x1cda4b0, L_0x1cda570, C4<0>, C4<0>;
v0x1cd8ed0_0 .net *"_ivl_10", 0 0, L_0x1cda570;  1 drivers
v0x1cd8f70_0 .net *"_ivl_12", 0 0, L_0x1cda610;  1 drivers
v0x1cd9030_0 .net *"_ivl_2", 0 0, L_0x1cda220;  1 drivers
v0x1cd90f0_0 .net *"_ivl_4", 0 0, L_0x1cda2c0;  1 drivers
v0x1cd91d0_0 .net *"_ivl_6", 0 0, L_0x1cda410;  1 drivers
v0x1cd9300_0 .net *"_ivl_8", 0 0, L_0x1cda4b0;  1 drivers
v0x1cd93e0_0 .var "clk", 0 0;
v0x1cd9480_0 .var/2u "stats1", 159 0;
v0x1cd9560_0 .var/2u "strobe", 0 0;
v0x1cd96b0_0 .net "tb_match", 0 0, L_0x1cda720;  1 drivers
v0x1cd9770_0 .net "tb_mismatch", 0 0, L_0x1c998b0;  1 drivers
v0x1cd9830_0 .net "wavedrom_enable", 0 0, v0x1c99fa0_0;  1 drivers
v0x1cd98d0_0 .net "wavedrom_title", 511 0, v0x1cd6a10_0;  1 drivers
v0x1cd99a0_0 .net "x", 0 0, v0x1cd6ad0_0;  1 drivers
v0x1cd9a40_0 .net "z_dut", 0 0, L_0x1cda0d0;  1 drivers
v0x1cd9b10_0 .net "z_ref", 0 0, L_0x1cd9c40;  1 drivers
L_0x1cda220 .concat [ 1 0 0 0], L_0x1cd9c40;
L_0x1cda2c0 .concat [ 1 0 0 0], L_0x1cd9c40;
L_0x1cda410 .concat [ 1 0 0 0], L_0x1cda0d0;
L_0x1cda570 .concat [ 1 0 0 0], L_0x1cd9c40;
L_0x1cda720 .cmp/eeq 1, L_0x1cda220, L_0x1cda610;
S_0x1ca6f50 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x1ca6dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x1c98e00_0 .net "clk", 0 0, v0x1cd93e0_0;  1 drivers
v0x1c990f0_0 .var "s", 2 0;
v0x1c993e0_0 .net "x", 0 0, v0x1cd6ad0_0;  alias, 1 drivers
v0x1c996d0_0 .net "z", 0 0, L_0x1cd9c40;  alias, 1 drivers
E_0x1ca5dd0 .event posedge, v0x1c98e00_0;
L_0x1cd9c40 .reduce/nor v0x1c990f0_0;
S_0x1cd63e0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x1ca6dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1c99cb0_0 .net "clk", 0 0, v0x1cd93e0_0;  alias, 1 drivers
v0x1c99fa0_0 .var "wavedrom_enable", 0 0;
v0x1cd6a10_0 .var "wavedrom_title", 511 0;
v0x1cd6ad0_0 .var "x", 0 0;
E_0x1ca6060/0 .event negedge, v0x1c98e00_0;
E_0x1ca6060/1 .event posedge, v0x1c98e00_0;
E_0x1ca6060 .event/or E_0x1ca6060/0, E_0x1ca6060/1;
E_0x1ca6330 .event negedge, v0x1c98e00_0;
S_0x1cd65b0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1cd63e0;
 .timescale -12 -12;
v0x1c999c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cd6810 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1cd63e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cd6c00 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ca6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c99ba0 .functor XOR 1, v0x1cd6ad0_0, v0x1cd7270_0, C4<0>, C4<0>;
L_0x1c99e90 .functor AND 1, v0x1cd6ad0_0, v0x1cd7940_0, C4<1>, C4<1>;
L_0x1cae2b0 .functor OR 1, v0x1cd6ad0_0, v0x1cd8010_0, C4<0>, C4<0>;
L_0x1ca1cb0 .functor XOR 1, v0x1cd7270_0, v0x1cd7870_0, C4<0>, C4<0>;
L_0x1cd9fc0 .functor XOR 1, L_0x1ca1cb0, v0x1cd7f40_0, C4<0>, C4<0>;
L_0x1cda0d0 .functor NOT 1, L_0x1cd9fc0, C4<0>, C4<0>, C4<0>;
v0x1cd8180_0 .net *"_ivl_6", 0 0, L_0x1ca1cb0;  1 drivers
v0x1cd8280_0 .net *"_ivl_8", 0 0, L_0x1cd9fc0;  1 drivers
v0x1cd8360_0 .net "clk", 0 0, v0x1cd93e0_0;  alias, 1 drivers
v0x1cd8400_0 .net "d1", 0 0, L_0x1c99ba0;  1 drivers
v0x1cd84d0_0 .net "d2", 0 0, L_0x1c99e90;  1 drivers
v0x1cd8570_0 .net "d3", 0 0, L_0x1cae2b0;  1 drivers
v0x1cd8640_0 .net "not_q1", 0 0, v0x1cd7310_0;  1 drivers
v0x1cd8710_0 .net "not_q2", 0 0, v0x1cd7940_0;  1 drivers
v0x1cd87e0_0 .net "not_q3", 0 0, v0x1cd8010_0;  1 drivers
v0x1cd8940_0 .net "q1", 0 0, v0x1cd7270_0;  1 drivers
v0x1cd8a10_0 .net "q2", 0 0, v0x1cd7870_0;  1 drivers
v0x1cd8ae0_0 .net "q3", 0 0, v0x1cd7f40_0;  1 drivers
v0x1cd8bb0_0 .net "x", 0 0, v0x1cd6ad0_0;  alias, 1 drivers
v0x1cd8c50_0 .net "z", 0 0, L_0x1cda0d0;  alias, 1 drivers
S_0x1cd6de0 .scope module, "d_ff1" "dff" 4 12, 4 25 0, S_0x1cd6c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1cd70a0_0 .net "clk", 0 0, v0x1cd93e0_0;  alias, 1 drivers
v0x1cd71b0_0 .net "d", 0 0, L_0x1c99ba0;  alias, 1 drivers
v0x1cd7270_0 .var "q", 0 0;
v0x1cd7310_0 .var "q_n", 0 0;
S_0x1cd7480 .scope module, "d_ff2" "dff" 4 13, 4 25 0, S_0x1cd6c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1cd7710_0 .net "clk", 0 0, v0x1cd93e0_0;  alias, 1 drivers
v0x1cd77b0_0 .net "d", 0 0, L_0x1c99e90;  alias, 1 drivers
v0x1cd7870_0 .var "q", 0 0;
v0x1cd7940_0 .var "q_n", 0 0;
S_0x1cd7ab0 .scope module, "d_ff3" "dff" 4 14, 4 25 0, S_0x1cd6c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x1cd7d50_0 .net "clk", 0 0, v0x1cd93e0_0;  alias, 1 drivers
v0x1cd7e80_0 .net "d", 0 0, L_0x1cae2b0;  alias, 1 drivers
v0x1cd7f40_0 .var "q", 0 0;
v0x1cd8010_0 .var "q_n", 0 0;
S_0x1cd8cf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ca6dc0;
 .timescale -12 -12;
E_0x1c8f9f0 .event anyedge, v0x1cd9560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd9560_0;
    %nor/r;
    %assign/vec4 v0x1cd9560_0, 0;
    %wait E_0x1c8f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd63e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca6330;
    %wait E_0x1ca5dd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca5dd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %wait E_0x1ca6330;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cd6810;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca6060;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1cd6ad0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ca6f50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c990f0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x1ca6f50;
T_5 ;
    %wait E_0x1ca5dd0;
    %load/vec4 v0x1c990f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1c993e0_0;
    %xor;
    %load/vec4 v0x1c990f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x1c993e0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c990f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x1c993e0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1c990f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1cd6de0;
T_6 ;
    %wait E_0x1ca5dd0;
    %load/vec4 v0x1cd71b0_0;
    %assign/vec4 v0x1cd7270_0, 0;
    %load/vec4 v0x1cd71b0_0;
    %inv;
    %assign/vec4 v0x1cd7310_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1cd7480;
T_7 ;
    %wait E_0x1ca5dd0;
    %load/vec4 v0x1cd77b0_0;
    %assign/vec4 v0x1cd7870_0, 0;
    %load/vec4 v0x1cd77b0_0;
    %inv;
    %assign/vec4 v0x1cd7940_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cd7ab0;
T_8 ;
    %wait E_0x1ca5dd0;
    %load/vec4 v0x1cd7e80_0;
    %assign/vec4 v0x1cd7f40_0, 0;
    %load/vec4 v0x1cd7e80_0;
    %inv;
    %assign/vec4 v0x1cd8010_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ca6dc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd93e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd9560_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1ca6dc0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd93e0_0;
    %inv;
    %store/vec4 v0x1cd93e0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1ca6dc0;
T_11 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c99cb0_0, v0x1cd9770_0, v0x1cd93e0_0, v0x1cd99a0_0, v0x1cd9b10_0, v0x1cd9a40_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1ca6dc0;
T_12 ;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1ca6dc0;
T_13 ;
    %wait E_0x1ca6060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd9480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd9480_0, 4, 32;
    %load/vec4 v0x1cd96b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd9480_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd9480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd9480_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1cd9b10_0;
    %load/vec4 v0x1cd9b10_0;
    %load/vec4 v0x1cd9a40_0;
    %xor;
    %load/vec4 v0x1cd9b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd9480_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1cd9480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd9480_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2014_q4/iter0/response5/top_module.sv";
