Sravan K. Marella , Sanjay V. Kumar , Sachin S. Sapatnekar, A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California
Andrea Calimera , R. Iris Bahar , Enrico Macii , Massimo Poncino, Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
Alessandro Sassone , Andrea Calimera , Alberto Macii , Enrico Macii , Massimo Poncino , Rich Goldman , Vazgen Melikyan , Eduard Babayan , Salvatore Rinaudo, Investigating the effects of inverted temperature dependence (ITD) on clock distribution networks, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Andrea Calimera , Enrico Macii , Massimo Poncino , R. Iris Bahar, Temperature-insensitive synthesis using multi-vt libraries, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Andrea Calimera , R. Iris Bahar , Enrico Macii , Massimo Poncino, Temperature-insensitive dual-Vth synthesis for nanometer CMOS technologies under inverse temperature dependence, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.11, p.1608-1620, November 2010
Jieyi Long , Seda Ogrenci Memik, Inversed temperature dependence aware clock skew scheduling for sequential circuits, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Gergely Nagy , Péter Horváth , László Pohl , András Poppe, Advancing the thermal stability of 3D ICs using logi-thermal simulation, Microelectronics Journal, v.46 n.12, p.1114-1120, December 2015
Alessandro Sassone , Wei Liu , Andrea Calimera , Alberto Macii , Enrico Macii , Massimo Poncino, Modeling and characterization of thermally induced skew on clock distribution networks of nanometric ICs, Microelectronics Journal, v.44 n.11, p.970-976, November, 2013
Mallika Rathore , Weicheng Liu , Emre Salman , Can Sitik , Baris Taskin, A Novel Static D-Flip-Flop Topology for Low Swing Clocking, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, May 20-22, 2015, Pittsburgh, Pennsylvania, USA
David Wolpert , Bo Fu , Paul Ampadu, Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.107-114, May 03-06, 2010
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Body bias voltage computations for process and temperature compensation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.3, p.249-262, March 2008
Ken-Ichi Shinkai , Masanori Hashimoto , Takao Onoye, A gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variations, Integration, the VLSI Journal, v.46 n.4, p.345-358, September, 2013
