0x81A806A0 | 0x10000001101010000000011010100000 | fcmpes %f0, %f0 #;| arg1 = 0, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A1 | 0x10000001101010000000011010100001 | fcmpes %f0, %f1 #;| arg1 = 0, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A2 | 0x10000001101010000000011010100010 | fcmpes %f0, %f2 #;| arg1 = 0, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A3 | 0x10000001101010000000011010100011 | fcmpes %f0, %f3 #;| arg1 = 0, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A4 | 0x10000001101010000000011010100100 | fcmpes %f0, %f4 #;| arg1 = 0, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A5 | 0x10000001101010000000011010100101 | fcmpes %f0, %f5 #;| arg1 = 0, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A6 | 0x10000001101010000000011010100110 | fcmpes %f0, %f6 #;| arg1 = 0, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A7 | 0x10000001101010000000011010100111 | fcmpes %f0, %f7 #;| arg1 = 0, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A8 | 0x10000001101010000000011010101000 | fcmpes %f0, %f8 #;| arg1 = 0, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806A9 | 0x10000001101010000000011010101001 | fcmpes %f0, %f9 #;| arg1 = 0, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AA | 0x10000001101010000000011010101010 | fcmpes %f0, %f10 #;| arg1 = 0, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AB | 0x10000001101010000000011010101011 | fcmpes %f0, %f11 #;| arg1 = 0, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AC | 0x10000001101010000000011010101100 | fcmpes %f0, %f12 #;| arg1 = 0, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AD | 0x10000001101010000000011010101101 | fcmpes %f0, %f13 #;| arg1 = 0, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AE | 0x10000001101010000000011010101110 | fcmpes %f0, %f14 #;| arg1 = 0, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806AF | 0x10000001101010000000011010101111 | fcmpes %f0, %f15 #;| arg1 = 0, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B0 | 0x10000001101010000000011010110000 | fcmpes %f0, %f16 #;| arg1 = 0, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B1 | 0x10000001101010000000011010110001 | fcmpes %f0, %f17 #;| arg1 = 0, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B2 | 0x10000001101010000000011010110010 | fcmpes %f0, %f18 #;| arg1 = 0, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B3 | 0x10000001101010000000011010110011 | fcmpes %f0, %f19 #;| arg1 = 0, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B4 | 0x10000001101010000000011010110100 | fcmpes %f0, %f20 #;| arg1 = 0, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B5 | 0x10000001101010000000011010110101 | fcmpes %f0, %f21 #;| arg1 = 0, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B6 | 0x10000001101010000000011010110110 | fcmpes %f0, %f22 #;| arg1 = 0, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B7 | 0x10000001101010000000011010110111 | fcmpes %f0, %f23 #;| arg1 = 0, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B8 | 0x10000001101010000000011010111000 | fcmpes %f0, %f24 #;| arg1 = 0, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806B9 | 0x10000001101010000000011010111001 | fcmpes %f0, %f25 #;| arg1 = 0, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BA | 0x10000001101010000000011010111010 | fcmpes %f0, %f26 #;| arg1 = 0, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BB | 0x10000001101010000000011010111011 | fcmpes %f0, %f27 #;| arg1 = 0, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BC | 0x10000001101010000000011010111100 | fcmpes %f0, %f28 #;| arg1 = 0, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BD | 0x10000001101010000000011010111101 | fcmpes %f0, %f29 #;| arg1 = 0, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BE | 0x10000001101010000000011010111110 | fcmpes %f0, %f30 #;| arg1 = 0, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A806BF | 0x10000001101010000000011010111111 | fcmpes %f0, %f31 #;| arg1 = 0, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A0 | 0x10000001101010000100011010100000 | fcmpes %f1, %f0 #;| arg1 = 1, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A1 | 0x10000001101010000100011010100001 | fcmpes %f1, %f1 #;| arg1 = 1, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A2 | 0x10000001101010000100011010100010 | fcmpes %f1, %f2 #;| arg1 = 1, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A3 | 0x10000001101010000100011010100011 | fcmpes %f1, %f3 #;| arg1 = 1, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A4 | 0x10000001101010000100011010100100 | fcmpes %f1, %f4 #;| arg1 = 1, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A5 | 0x10000001101010000100011010100101 | fcmpes %f1, %f5 #;| arg1 = 1, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A6 | 0x10000001101010000100011010100110 | fcmpes %f1, %f6 #;| arg1 = 1, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A7 | 0x10000001101010000100011010100111 | fcmpes %f1, %f7 #;| arg1 = 1, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A8 | 0x10000001101010000100011010101000 | fcmpes %f1, %f8 #;| arg1 = 1, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846A9 | 0x10000001101010000100011010101001 | fcmpes %f1, %f9 #;| arg1 = 1, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AA | 0x10000001101010000100011010101010 | fcmpes %f1, %f10 #;| arg1 = 1, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AB | 0x10000001101010000100011010101011 | fcmpes %f1, %f11 #;| arg1 = 1, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AC | 0x10000001101010000100011010101100 | fcmpes %f1, %f12 #;| arg1 = 1, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AD | 0x10000001101010000100011010101101 | fcmpes %f1, %f13 #;| arg1 = 1, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AE | 0x10000001101010000100011010101110 | fcmpes %f1, %f14 #;| arg1 = 1, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846AF | 0x10000001101010000100011010101111 | fcmpes %f1, %f15 #;| arg1 = 1, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B0 | 0x10000001101010000100011010110000 | fcmpes %f1, %f16 #;| arg1 = 1, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B1 | 0x10000001101010000100011010110001 | fcmpes %f1, %f17 #;| arg1 = 1, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B2 | 0x10000001101010000100011010110010 | fcmpes %f1, %f18 #;| arg1 = 1, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B3 | 0x10000001101010000100011010110011 | fcmpes %f1, %f19 #;| arg1 = 1, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B4 | 0x10000001101010000100011010110100 | fcmpes %f1, %f20 #;| arg1 = 1, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B5 | 0x10000001101010000100011010110101 | fcmpes %f1, %f21 #;| arg1 = 1, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B6 | 0x10000001101010000100011010110110 | fcmpes %f1, %f22 #;| arg1 = 1, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B7 | 0x10000001101010000100011010110111 | fcmpes %f1, %f23 #;| arg1 = 1, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B8 | 0x10000001101010000100011010111000 | fcmpes %f1, %f24 #;| arg1 = 1, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846B9 | 0x10000001101010000100011010111001 | fcmpes %f1, %f25 #;| arg1 = 1, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BA | 0x10000001101010000100011010111010 | fcmpes %f1, %f26 #;| arg1 = 1, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BB | 0x10000001101010000100011010111011 | fcmpes %f1, %f27 #;| arg1 = 1, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BC | 0x10000001101010000100011010111100 | fcmpes %f1, %f28 #;| arg1 = 1, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BD | 0x10000001101010000100011010111101 | fcmpes %f1, %f29 #;| arg1 = 1, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BE | 0x10000001101010000100011010111110 | fcmpes %f1, %f30 #;| arg1 = 1, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A846BF | 0x10000001101010000100011010111111 | fcmpes %f1, %f31 #;| arg1 = 1, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A0 | 0x10000001101010001000011010100000 | fcmpes %f2, %f0 #;| arg1 = 2, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A1 | 0x10000001101010001000011010100001 | fcmpes %f2, %f1 #;| arg1 = 2, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A2 | 0x10000001101010001000011010100010 | fcmpes %f2, %f2 #;| arg1 = 2, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A3 | 0x10000001101010001000011010100011 | fcmpes %f2, %f3 #;| arg1 = 2, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A4 | 0x10000001101010001000011010100100 | fcmpes %f2, %f4 #;| arg1 = 2, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A5 | 0x10000001101010001000011010100101 | fcmpes %f2, %f5 #;| arg1 = 2, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A6 | 0x10000001101010001000011010100110 | fcmpes %f2, %f6 #;| arg1 = 2, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A7 | 0x10000001101010001000011010100111 | fcmpes %f2, %f7 #;| arg1 = 2, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A8 | 0x10000001101010001000011010101000 | fcmpes %f2, %f8 #;| arg1 = 2, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886A9 | 0x10000001101010001000011010101001 | fcmpes %f2, %f9 #;| arg1 = 2, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AA | 0x10000001101010001000011010101010 | fcmpes %f2, %f10 #;| arg1 = 2, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AB | 0x10000001101010001000011010101011 | fcmpes %f2, %f11 #;| arg1 = 2, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AC | 0x10000001101010001000011010101100 | fcmpes %f2, %f12 #;| arg1 = 2, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AD | 0x10000001101010001000011010101101 | fcmpes %f2, %f13 #;| arg1 = 2, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AE | 0x10000001101010001000011010101110 | fcmpes %f2, %f14 #;| arg1 = 2, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886AF | 0x10000001101010001000011010101111 | fcmpes %f2, %f15 #;| arg1 = 2, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B0 | 0x10000001101010001000011010110000 | fcmpes %f2, %f16 #;| arg1 = 2, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B1 | 0x10000001101010001000011010110001 | fcmpes %f2, %f17 #;| arg1 = 2, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B2 | 0x10000001101010001000011010110010 | fcmpes %f2, %f18 #;| arg1 = 2, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B3 | 0x10000001101010001000011010110011 | fcmpes %f2, %f19 #;| arg1 = 2, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B4 | 0x10000001101010001000011010110100 | fcmpes %f2, %f20 #;| arg1 = 2, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B5 | 0x10000001101010001000011010110101 | fcmpes %f2, %f21 #;| arg1 = 2, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B6 | 0x10000001101010001000011010110110 | fcmpes %f2, %f22 #;| arg1 = 2, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B7 | 0x10000001101010001000011010110111 | fcmpes %f2, %f23 #;| arg1 = 2, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B8 | 0x10000001101010001000011010111000 | fcmpes %f2, %f24 #;| arg1 = 2, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886B9 | 0x10000001101010001000011010111001 | fcmpes %f2, %f25 #;| arg1 = 2, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BA | 0x10000001101010001000011010111010 | fcmpes %f2, %f26 #;| arg1 = 2, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BB | 0x10000001101010001000011010111011 | fcmpes %f2, %f27 #;| arg1 = 2, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BC | 0x10000001101010001000011010111100 | fcmpes %f2, %f28 #;| arg1 = 2, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BD | 0x10000001101010001000011010111101 | fcmpes %f2, %f29 #;| arg1 = 2, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BE | 0x10000001101010001000011010111110 | fcmpes %f2, %f30 #;| arg1 = 2, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A886BF | 0x10000001101010001000011010111111 | fcmpes %f2, %f31 #;| arg1 = 2, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A0 | 0x10000001101010001100011010100000 | fcmpes %f3, %f0 #;| arg1 = 3, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A1 | 0x10000001101010001100011010100001 | fcmpes %f3, %f1 #;| arg1 = 3, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A2 | 0x10000001101010001100011010100010 | fcmpes %f3, %f2 #;| arg1 = 3, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A3 | 0x10000001101010001100011010100011 | fcmpes %f3, %f3 #;| arg1 = 3, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A4 | 0x10000001101010001100011010100100 | fcmpes %f3, %f4 #;| arg1 = 3, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A5 | 0x10000001101010001100011010100101 | fcmpes %f3, %f5 #;| arg1 = 3, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A6 | 0x10000001101010001100011010100110 | fcmpes %f3, %f6 #;| arg1 = 3, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A7 | 0x10000001101010001100011010100111 | fcmpes %f3, %f7 #;| arg1 = 3, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A8 | 0x10000001101010001100011010101000 | fcmpes %f3, %f8 #;| arg1 = 3, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6A9 | 0x10000001101010001100011010101001 | fcmpes %f3, %f9 #;| arg1 = 3, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AA | 0x10000001101010001100011010101010 | fcmpes %f3, %f10 #;| arg1 = 3, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AB | 0x10000001101010001100011010101011 | fcmpes %f3, %f11 #;| arg1 = 3, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AC | 0x10000001101010001100011010101100 | fcmpes %f3, %f12 #;| arg1 = 3, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AD | 0x10000001101010001100011010101101 | fcmpes %f3, %f13 #;| arg1 = 3, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AE | 0x10000001101010001100011010101110 | fcmpes %f3, %f14 #;| arg1 = 3, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6AF | 0x10000001101010001100011010101111 | fcmpes %f3, %f15 #;| arg1 = 3, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B0 | 0x10000001101010001100011010110000 | fcmpes %f3, %f16 #;| arg1 = 3, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B1 | 0x10000001101010001100011010110001 | fcmpes %f3, %f17 #;| arg1 = 3, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B2 | 0x10000001101010001100011010110010 | fcmpes %f3, %f18 #;| arg1 = 3, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B3 | 0x10000001101010001100011010110011 | fcmpes %f3, %f19 #;| arg1 = 3, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B4 | 0x10000001101010001100011010110100 | fcmpes %f3, %f20 #;| arg1 = 3, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B5 | 0x10000001101010001100011010110101 | fcmpes %f3, %f21 #;| arg1 = 3, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B6 | 0x10000001101010001100011010110110 | fcmpes %f3, %f22 #;| arg1 = 3, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B7 | 0x10000001101010001100011010110111 | fcmpes %f3, %f23 #;| arg1 = 3, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B8 | 0x10000001101010001100011010111000 | fcmpes %f3, %f24 #;| arg1 = 3, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6B9 | 0x10000001101010001100011010111001 | fcmpes %f3, %f25 #;| arg1 = 3, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BA | 0x10000001101010001100011010111010 | fcmpes %f3, %f26 #;| arg1 = 3, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BB | 0x10000001101010001100011010111011 | fcmpes %f3, %f27 #;| arg1 = 3, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BC | 0x10000001101010001100011010111100 | fcmpes %f3, %f28 #;| arg1 = 3, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BD | 0x10000001101010001100011010111101 | fcmpes %f3, %f29 #;| arg1 = 3, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BE | 0x10000001101010001100011010111110 | fcmpes %f3, %f30 #;| arg1 = 3, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A8C6BF | 0x10000001101010001100011010111111 | fcmpes %f3, %f31 #;| arg1 = 3, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A0 | 0x10000001101010010000011010100000 | fcmpes %f4, %f0 #;| arg1 = 4, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A1 | 0x10000001101010010000011010100001 | fcmpes %f4, %f1 #;| arg1 = 4, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A2 | 0x10000001101010010000011010100010 | fcmpes %f4, %f2 #;| arg1 = 4, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A3 | 0x10000001101010010000011010100011 | fcmpes %f4, %f3 #;| arg1 = 4, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A4 | 0x10000001101010010000011010100100 | fcmpes %f4, %f4 #;| arg1 = 4, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A5 | 0x10000001101010010000011010100101 | fcmpes %f4, %f5 #;| arg1 = 4, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A6 | 0x10000001101010010000011010100110 | fcmpes %f4, %f6 #;| arg1 = 4, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A7 | 0x10000001101010010000011010100111 | fcmpes %f4, %f7 #;| arg1 = 4, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A8 | 0x10000001101010010000011010101000 | fcmpes %f4, %f8 #;| arg1 = 4, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906A9 | 0x10000001101010010000011010101001 | fcmpes %f4, %f9 #;| arg1 = 4, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AA | 0x10000001101010010000011010101010 | fcmpes %f4, %f10 #;| arg1 = 4, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AB | 0x10000001101010010000011010101011 | fcmpes %f4, %f11 #;| arg1 = 4, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AC | 0x10000001101010010000011010101100 | fcmpes %f4, %f12 #;| arg1 = 4, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AD | 0x10000001101010010000011010101101 | fcmpes %f4, %f13 #;| arg1 = 4, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AE | 0x10000001101010010000011010101110 | fcmpes %f4, %f14 #;| arg1 = 4, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906AF | 0x10000001101010010000011010101111 | fcmpes %f4, %f15 #;| arg1 = 4, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B0 | 0x10000001101010010000011010110000 | fcmpes %f4, %f16 #;| arg1 = 4, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B1 | 0x10000001101010010000011010110001 | fcmpes %f4, %f17 #;| arg1 = 4, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B2 | 0x10000001101010010000011010110010 | fcmpes %f4, %f18 #;| arg1 = 4, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B3 | 0x10000001101010010000011010110011 | fcmpes %f4, %f19 #;| arg1 = 4, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B4 | 0x10000001101010010000011010110100 | fcmpes %f4, %f20 #;| arg1 = 4, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B5 | 0x10000001101010010000011010110101 | fcmpes %f4, %f21 #;| arg1 = 4, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B6 | 0x10000001101010010000011010110110 | fcmpes %f4, %f22 #;| arg1 = 4, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B7 | 0x10000001101010010000011010110111 | fcmpes %f4, %f23 #;| arg1 = 4, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B8 | 0x10000001101010010000011010111000 | fcmpes %f4, %f24 #;| arg1 = 4, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906B9 | 0x10000001101010010000011010111001 | fcmpes %f4, %f25 #;| arg1 = 4, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BA | 0x10000001101010010000011010111010 | fcmpes %f4, %f26 #;| arg1 = 4, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BB | 0x10000001101010010000011010111011 | fcmpes %f4, %f27 #;| arg1 = 4, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BC | 0x10000001101010010000011010111100 | fcmpes %f4, %f28 #;| arg1 = 4, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BD | 0x10000001101010010000011010111101 | fcmpes %f4, %f29 #;| arg1 = 4, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BE | 0x10000001101010010000011010111110 | fcmpes %f4, %f30 #;| arg1 = 4, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A906BF | 0x10000001101010010000011010111111 | fcmpes %f4, %f31 #;| arg1 = 4, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A0 | 0x10000001101010010100011010100000 | fcmpes %f5, %f0 #;| arg1 = 5, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A1 | 0x10000001101010010100011010100001 | fcmpes %f5, %f1 #;| arg1 = 5, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A2 | 0x10000001101010010100011010100010 | fcmpes %f5, %f2 #;| arg1 = 5, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A3 | 0x10000001101010010100011010100011 | fcmpes %f5, %f3 #;| arg1 = 5, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A4 | 0x10000001101010010100011010100100 | fcmpes %f5, %f4 #;| arg1 = 5, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A5 | 0x10000001101010010100011010100101 | fcmpes %f5, %f5 #;| arg1 = 5, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A6 | 0x10000001101010010100011010100110 | fcmpes %f5, %f6 #;| arg1 = 5, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A7 | 0x10000001101010010100011010100111 | fcmpes %f5, %f7 #;| arg1 = 5, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A8 | 0x10000001101010010100011010101000 | fcmpes %f5, %f8 #;| arg1 = 5, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946A9 | 0x10000001101010010100011010101001 | fcmpes %f5, %f9 #;| arg1 = 5, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AA | 0x10000001101010010100011010101010 | fcmpes %f5, %f10 #;| arg1 = 5, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AB | 0x10000001101010010100011010101011 | fcmpes %f5, %f11 #;| arg1 = 5, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AC | 0x10000001101010010100011010101100 | fcmpes %f5, %f12 #;| arg1 = 5, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AD | 0x10000001101010010100011010101101 | fcmpes %f5, %f13 #;| arg1 = 5, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AE | 0x10000001101010010100011010101110 | fcmpes %f5, %f14 #;| arg1 = 5, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946AF | 0x10000001101010010100011010101111 | fcmpes %f5, %f15 #;| arg1 = 5, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B0 | 0x10000001101010010100011010110000 | fcmpes %f5, %f16 #;| arg1 = 5, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B1 | 0x10000001101010010100011010110001 | fcmpes %f5, %f17 #;| arg1 = 5, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B2 | 0x10000001101010010100011010110010 | fcmpes %f5, %f18 #;| arg1 = 5, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B3 | 0x10000001101010010100011010110011 | fcmpes %f5, %f19 #;| arg1 = 5, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B4 | 0x10000001101010010100011010110100 | fcmpes %f5, %f20 #;| arg1 = 5, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B5 | 0x10000001101010010100011010110101 | fcmpes %f5, %f21 #;| arg1 = 5, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B6 | 0x10000001101010010100011010110110 | fcmpes %f5, %f22 #;| arg1 = 5, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B7 | 0x10000001101010010100011010110111 | fcmpes %f5, %f23 #;| arg1 = 5, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B8 | 0x10000001101010010100011010111000 | fcmpes %f5, %f24 #;| arg1 = 5, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946B9 | 0x10000001101010010100011010111001 | fcmpes %f5, %f25 #;| arg1 = 5, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BA | 0x10000001101010010100011010111010 | fcmpes %f5, %f26 #;| arg1 = 5, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BB | 0x10000001101010010100011010111011 | fcmpes %f5, %f27 #;| arg1 = 5, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BC | 0x10000001101010010100011010111100 | fcmpes %f5, %f28 #;| arg1 = 5, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BD | 0x10000001101010010100011010111101 | fcmpes %f5, %f29 #;| arg1 = 5, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BE | 0x10000001101010010100011010111110 | fcmpes %f5, %f30 #;| arg1 = 5, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A946BF | 0x10000001101010010100011010111111 | fcmpes %f5, %f31 #;| arg1 = 5, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A0 | 0x10000001101010011000011010100000 | fcmpes %f6, %f0 #;| arg1 = 6, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A1 | 0x10000001101010011000011010100001 | fcmpes %f6, %f1 #;| arg1 = 6, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A2 | 0x10000001101010011000011010100010 | fcmpes %f6, %f2 #;| arg1 = 6, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A3 | 0x10000001101010011000011010100011 | fcmpes %f6, %f3 #;| arg1 = 6, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A4 | 0x10000001101010011000011010100100 | fcmpes %f6, %f4 #;| arg1 = 6, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A5 | 0x10000001101010011000011010100101 | fcmpes %f6, %f5 #;| arg1 = 6, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A6 | 0x10000001101010011000011010100110 | fcmpes %f6, %f6 #;| arg1 = 6, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A7 | 0x10000001101010011000011010100111 | fcmpes %f6, %f7 #;| arg1 = 6, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A8 | 0x10000001101010011000011010101000 | fcmpes %f6, %f8 #;| arg1 = 6, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986A9 | 0x10000001101010011000011010101001 | fcmpes %f6, %f9 #;| arg1 = 6, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AA | 0x10000001101010011000011010101010 | fcmpes %f6, %f10 #;| arg1 = 6, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AB | 0x10000001101010011000011010101011 | fcmpes %f6, %f11 #;| arg1 = 6, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AC | 0x10000001101010011000011010101100 | fcmpes %f6, %f12 #;| arg1 = 6, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AD | 0x10000001101010011000011010101101 | fcmpes %f6, %f13 #;| arg1 = 6, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AE | 0x10000001101010011000011010101110 | fcmpes %f6, %f14 #;| arg1 = 6, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986AF | 0x10000001101010011000011010101111 | fcmpes %f6, %f15 #;| arg1 = 6, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B0 | 0x10000001101010011000011010110000 | fcmpes %f6, %f16 #;| arg1 = 6, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B1 | 0x10000001101010011000011010110001 | fcmpes %f6, %f17 #;| arg1 = 6, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B2 | 0x10000001101010011000011010110010 | fcmpes %f6, %f18 #;| arg1 = 6, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B3 | 0x10000001101010011000011010110011 | fcmpes %f6, %f19 #;| arg1 = 6, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B4 | 0x10000001101010011000011010110100 | fcmpes %f6, %f20 #;| arg1 = 6, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B5 | 0x10000001101010011000011010110101 | fcmpes %f6, %f21 #;| arg1 = 6, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B6 | 0x10000001101010011000011010110110 | fcmpes %f6, %f22 #;| arg1 = 6, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B7 | 0x10000001101010011000011010110111 | fcmpes %f6, %f23 #;| arg1 = 6, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B8 | 0x10000001101010011000011010111000 | fcmpes %f6, %f24 #;| arg1 = 6, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986B9 | 0x10000001101010011000011010111001 | fcmpes %f6, %f25 #;| arg1 = 6, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BA | 0x10000001101010011000011010111010 | fcmpes %f6, %f26 #;| arg1 = 6, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BB | 0x10000001101010011000011010111011 | fcmpes %f6, %f27 #;| arg1 = 6, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BC | 0x10000001101010011000011010111100 | fcmpes %f6, %f28 #;| arg1 = 6, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BD | 0x10000001101010011000011010111101 | fcmpes %f6, %f29 #;| arg1 = 6, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BE | 0x10000001101010011000011010111110 | fcmpes %f6, %f30 #;| arg1 = 6, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A986BF | 0x10000001101010011000011010111111 | fcmpes %f6, %f31 #;| arg1 = 6, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A0 | 0x10000001101010011100011010100000 | fcmpes %f7, %f0 #;| arg1 = 7, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A1 | 0x10000001101010011100011010100001 | fcmpes %f7, %f1 #;| arg1 = 7, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A2 | 0x10000001101010011100011010100010 | fcmpes %f7, %f2 #;| arg1 = 7, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A3 | 0x10000001101010011100011010100011 | fcmpes %f7, %f3 #;| arg1 = 7, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A4 | 0x10000001101010011100011010100100 | fcmpes %f7, %f4 #;| arg1 = 7, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A5 | 0x10000001101010011100011010100101 | fcmpes %f7, %f5 #;| arg1 = 7, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A6 | 0x10000001101010011100011010100110 | fcmpes %f7, %f6 #;| arg1 = 7, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A7 | 0x10000001101010011100011010100111 | fcmpes %f7, %f7 #;| arg1 = 7, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A8 | 0x10000001101010011100011010101000 | fcmpes %f7, %f8 #;| arg1 = 7, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6A9 | 0x10000001101010011100011010101001 | fcmpes %f7, %f9 #;| arg1 = 7, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AA | 0x10000001101010011100011010101010 | fcmpes %f7, %f10 #;| arg1 = 7, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AB | 0x10000001101010011100011010101011 | fcmpes %f7, %f11 #;| arg1 = 7, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AC | 0x10000001101010011100011010101100 | fcmpes %f7, %f12 #;| arg1 = 7, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AD | 0x10000001101010011100011010101101 | fcmpes %f7, %f13 #;| arg1 = 7, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AE | 0x10000001101010011100011010101110 | fcmpes %f7, %f14 #;| arg1 = 7, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6AF | 0x10000001101010011100011010101111 | fcmpes %f7, %f15 #;| arg1 = 7, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B0 | 0x10000001101010011100011010110000 | fcmpes %f7, %f16 #;| arg1 = 7, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B1 | 0x10000001101010011100011010110001 | fcmpes %f7, %f17 #;| arg1 = 7, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B2 | 0x10000001101010011100011010110010 | fcmpes %f7, %f18 #;| arg1 = 7, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B3 | 0x10000001101010011100011010110011 | fcmpes %f7, %f19 #;| arg1 = 7, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B4 | 0x10000001101010011100011010110100 | fcmpes %f7, %f20 #;| arg1 = 7, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B5 | 0x10000001101010011100011010110101 | fcmpes %f7, %f21 #;| arg1 = 7, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B6 | 0x10000001101010011100011010110110 | fcmpes %f7, %f22 #;| arg1 = 7, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B7 | 0x10000001101010011100011010110111 | fcmpes %f7, %f23 #;| arg1 = 7, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B8 | 0x10000001101010011100011010111000 | fcmpes %f7, %f24 #;| arg1 = 7, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6B9 | 0x10000001101010011100011010111001 | fcmpes %f7, %f25 #;| arg1 = 7, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BA | 0x10000001101010011100011010111010 | fcmpes %f7, %f26 #;| arg1 = 7, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BB | 0x10000001101010011100011010111011 | fcmpes %f7, %f27 #;| arg1 = 7, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BC | 0x10000001101010011100011010111100 | fcmpes %f7, %f28 #;| arg1 = 7, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BD | 0x10000001101010011100011010111101 | fcmpes %f7, %f29 #;| arg1 = 7, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BE | 0x10000001101010011100011010111110 | fcmpes %f7, %f30 #;| arg1 = 7, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81A9C6BF | 0x10000001101010011100011010111111 | fcmpes %f7, %f31 #;| arg1 = 7, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A0 | 0x10000001101010100000011010100000 | fcmpes %f8, %f0 #;| arg1 = 8, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A1 | 0x10000001101010100000011010100001 | fcmpes %f8, %f1 #;| arg1 = 8, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A2 | 0x10000001101010100000011010100010 | fcmpes %f8, %f2 #;| arg1 = 8, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A3 | 0x10000001101010100000011010100011 | fcmpes %f8, %f3 #;| arg1 = 8, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A4 | 0x10000001101010100000011010100100 | fcmpes %f8, %f4 #;| arg1 = 8, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A5 | 0x10000001101010100000011010100101 | fcmpes %f8, %f5 #;| arg1 = 8, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A6 | 0x10000001101010100000011010100110 | fcmpes %f8, %f6 #;| arg1 = 8, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A7 | 0x10000001101010100000011010100111 | fcmpes %f8, %f7 #;| arg1 = 8, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A8 | 0x10000001101010100000011010101000 | fcmpes %f8, %f8 #;| arg1 = 8, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06A9 | 0x10000001101010100000011010101001 | fcmpes %f8, %f9 #;| arg1 = 8, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AA | 0x10000001101010100000011010101010 | fcmpes %f8, %f10 #;| arg1 = 8, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AB | 0x10000001101010100000011010101011 | fcmpes %f8, %f11 #;| arg1 = 8, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AC | 0x10000001101010100000011010101100 | fcmpes %f8, %f12 #;| arg1 = 8, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AD | 0x10000001101010100000011010101101 | fcmpes %f8, %f13 #;| arg1 = 8, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AE | 0x10000001101010100000011010101110 | fcmpes %f8, %f14 #;| arg1 = 8, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06AF | 0x10000001101010100000011010101111 | fcmpes %f8, %f15 #;| arg1 = 8, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B0 | 0x10000001101010100000011010110000 | fcmpes %f8, %f16 #;| arg1 = 8, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B1 | 0x10000001101010100000011010110001 | fcmpes %f8, %f17 #;| arg1 = 8, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B2 | 0x10000001101010100000011010110010 | fcmpes %f8, %f18 #;| arg1 = 8, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B3 | 0x10000001101010100000011010110011 | fcmpes %f8, %f19 #;| arg1 = 8, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B4 | 0x10000001101010100000011010110100 | fcmpes %f8, %f20 #;| arg1 = 8, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B5 | 0x10000001101010100000011010110101 | fcmpes %f8, %f21 #;| arg1 = 8, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B6 | 0x10000001101010100000011010110110 | fcmpes %f8, %f22 #;| arg1 = 8, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B7 | 0x10000001101010100000011010110111 | fcmpes %f8, %f23 #;| arg1 = 8, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B8 | 0x10000001101010100000011010111000 | fcmpes %f8, %f24 #;| arg1 = 8, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06B9 | 0x10000001101010100000011010111001 | fcmpes %f8, %f25 #;| arg1 = 8, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BA | 0x10000001101010100000011010111010 | fcmpes %f8, %f26 #;| arg1 = 8, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BB | 0x10000001101010100000011010111011 | fcmpes %f8, %f27 #;| arg1 = 8, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BC | 0x10000001101010100000011010111100 | fcmpes %f8, %f28 #;| arg1 = 8, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BD | 0x10000001101010100000011010111101 | fcmpes %f8, %f29 #;| arg1 = 8, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BE | 0x10000001101010100000011010111110 | fcmpes %f8, %f30 #;| arg1 = 8, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA06BF | 0x10000001101010100000011010111111 | fcmpes %f8, %f31 #;| arg1 = 8, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A0 | 0x10000001101010100100011010100000 | fcmpes %f9, %f0 #;| arg1 = 9, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A1 | 0x10000001101010100100011010100001 | fcmpes %f9, %f1 #;| arg1 = 9, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A2 | 0x10000001101010100100011010100010 | fcmpes %f9, %f2 #;| arg1 = 9, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A3 | 0x10000001101010100100011010100011 | fcmpes %f9, %f3 #;| arg1 = 9, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A4 | 0x10000001101010100100011010100100 | fcmpes %f9, %f4 #;| arg1 = 9, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A5 | 0x10000001101010100100011010100101 | fcmpes %f9, %f5 #;| arg1 = 9, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A6 | 0x10000001101010100100011010100110 | fcmpes %f9, %f6 #;| arg1 = 9, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A7 | 0x10000001101010100100011010100111 | fcmpes %f9, %f7 #;| arg1 = 9, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A8 | 0x10000001101010100100011010101000 | fcmpes %f9, %f8 #;| arg1 = 9, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46A9 | 0x10000001101010100100011010101001 | fcmpes %f9, %f9 #;| arg1 = 9, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AA | 0x10000001101010100100011010101010 | fcmpes %f9, %f10 #;| arg1 = 9, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AB | 0x10000001101010100100011010101011 | fcmpes %f9, %f11 #;| arg1 = 9, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AC | 0x10000001101010100100011010101100 | fcmpes %f9, %f12 #;| arg1 = 9, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AD | 0x10000001101010100100011010101101 | fcmpes %f9, %f13 #;| arg1 = 9, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AE | 0x10000001101010100100011010101110 | fcmpes %f9, %f14 #;| arg1 = 9, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46AF | 0x10000001101010100100011010101111 | fcmpes %f9, %f15 #;| arg1 = 9, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B0 | 0x10000001101010100100011010110000 | fcmpes %f9, %f16 #;| arg1 = 9, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B1 | 0x10000001101010100100011010110001 | fcmpes %f9, %f17 #;| arg1 = 9, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B2 | 0x10000001101010100100011010110010 | fcmpes %f9, %f18 #;| arg1 = 9, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B3 | 0x10000001101010100100011010110011 | fcmpes %f9, %f19 #;| arg1 = 9, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B4 | 0x10000001101010100100011010110100 | fcmpes %f9, %f20 #;| arg1 = 9, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B5 | 0x10000001101010100100011010110101 | fcmpes %f9, %f21 #;| arg1 = 9, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B6 | 0x10000001101010100100011010110110 | fcmpes %f9, %f22 #;| arg1 = 9, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B7 | 0x10000001101010100100011010110111 | fcmpes %f9, %f23 #;| arg1 = 9, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B8 | 0x10000001101010100100011010111000 | fcmpes %f9, %f24 #;| arg1 = 9, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46B9 | 0x10000001101010100100011010111001 | fcmpes %f9, %f25 #;| arg1 = 9, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BA | 0x10000001101010100100011010111010 | fcmpes %f9, %f26 #;| arg1 = 9, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BB | 0x10000001101010100100011010111011 | fcmpes %f9, %f27 #;| arg1 = 9, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BC | 0x10000001101010100100011010111100 | fcmpes %f9, %f28 #;| arg1 = 9, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BD | 0x10000001101010100100011010111101 | fcmpes %f9, %f29 #;| arg1 = 9, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BE | 0x10000001101010100100011010111110 | fcmpes %f9, %f30 #;| arg1 = 9, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA46BF | 0x10000001101010100100011010111111 | fcmpes %f9, %f31 #;| arg1 = 9, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A0 | 0x10000001101010101000011010100000 | fcmpes %f10, %f0 #;| arg1 = 10, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A1 | 0x10000001101010101000011010100001 | fcmpes %f10, %f1 #;| arg1 = 10, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A2 | 0x10000001101010101000011010100010 | fcmpes %f10, %f2 #;| arg1 = 10, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A3 | 0x10000001101010101000011010100011 | fcmpes %f10, %f3 #;| arg1 = 10, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A4 | 0x10000001101010101000011010100100 | fcmpes %f10, %f4 #;| arg1 = 10, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A5 | 0x10000001101010101000011010100101 | fcmpes %f10, %f5 #;| arg1 = 10, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A6 | 0x10000001101010101000011010100110 | fcmpes %f10, %f6 #;| arg1 = 10, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A7 | 0x10000001101010101000011010100111 | fcmpes %f10, %f7 #;| arg1 = 10, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A8 | 0x10000001101010101000011010101000 | fcmpes %f10, %f8 #;| arg1 = 10, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86A9 | 0x10000001101010101000011010101001 | fcmpes %f10, %f9 #;| arg1 = 10, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AA | 0x10000001101010101000011010101010 | fcmpes %f10, %f10 #;| arg1 = 10, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AB | 0x10000001101010101000011010101011 | fcmpes %f10, %f11 #;| arg1 = 10, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AC | 0x10000001101010101000011010101100 | fcmpes %f10, %f12 #;| arg1 = 10, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AD | 0x10000001101010101000011010101101 | fcmpes %f10, %f13 #;| arg1 = 10, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AE | 0x10000001101010101000011010101110 | fcmpes %f10, %f14 #;| arg1 = 10, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86AF | 0x10000001101010101000011010101111 | fcmpes %f10, %f15 #;| arg1 = 10, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B0 | 0x10000001101010101000011010110000 | fcmpes %f10, %f16 #;| arg1 = 10, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B1 | 0x10000001101010101000011010110001 | fcmpes %f10, %f17 #;| arg1 = 10, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B2 | 0x10000001101010101000011010110010 | fcmpes %f10, %f18 #;| arg1 = 10, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B3 | 0x10000001101010101000011010110011 | fcmpes %f10, %f19 #;| arg1 = 10, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B4 | 0x10000001101010101000011010110100 | fcmpes %f10, %f20 #;| arg1 = 10, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B5 | 0x10000001101010101000011010110101 | fcmpes %f10, %f21 #;| arg1 = 10, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B6 | 0x10000001101010101000011010110110 | fcmpes %f10, %f22 #;| arg1 = 10, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B7 | 0x10000001101010101000011010110111 | fcmpes %f10, %f23 #;| arg1 = 10, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B8 | 0x10000001101010101000011010111000 | fcmpes %f10, %f24 #;| arg1 = 10, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86B9 | 0x10000001101010101000011010111001 | fcmpes %f10, %f25 #;| arg1 = 10, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BA | 0x10000001101010101000011010111010 | fcmpes %f10, %f26 #;| arg1 = 10, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BB | 0x10000001101010101000011010111011 | fcmpes %f10, %f27 #;| arg1 = 10, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BC | 0x10000001101010101000011010111100 | fcmpes %f10, %f28 #;| arg1 = 10, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BD | 0x10000001101010101000011010111101 | fcmpes %f10, %f29 #;| arg1 = 10, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BE | 0x10000001101010101000011010111110 | fcmpes %f10, %f30 #;| arg1 = 10, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AA86BF | 0x10000001101010101000011010111111 | fcmpes %f10, %f31 #;| arg1 = 10, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A0 | 0x10000001101010101100011010100000 | fcmpes %f11, %f0 #;| arg1 = 11, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A1 | 0x10000001101010101100011010100001 | fcmpes %f11, %f1 #;| arg1 = 11, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A2 | 0x10000001101010101100011010100010 | fcmpes %f11, %f2 #;| arg1 = 11, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A3 | 0x10000001101010101100011010100011 | fcmpes %f11, %f3 #;| arg1 = 11, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A4 | 0x10000001101010101100011010100100 | fcmpes %f11, %f4 #;| arg1 = 11, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A5 | 0x10000001101010101100011010100101 | fcmpes %f11, %f5 #;| arg1 = 11, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A6 | 0x10000001101010101100011010100110 | fcmpes %f11, %f6 #;| arg1 = 11, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A7 | 0x10000001101010101100011010100111 | fcmpes %f11, %f7 #;| arg1 = 11, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A8 | 0x10000001101010101100011010101000 | fcmpes %f11, %f8 #;| arg1 = 11, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6A9 | 0x10000001101010101100011010101001 | fcmpes %f11, %f9 #;| arg1 = 11, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AA | 0x10000001101010101100011010101010 | fcmpes %f11, %f10 #;| arg1 = 11, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AB | 0x10000001101010101100011010101011 | fcmpes %f11, %f11 #;| arg1 = 11, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AC | 0x10000001101010101100011010101100 | fcmpes %f11, %f12 #;| arg1 = 11, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AD | 0x10000001101010101100011010101101 | fcmpes %f11, %f13 #;| arg1 = 11, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AE | 0x10000001101010101100011010101110 | fcmpes %f11, %f14 #;| arg1 = 11, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6AF | 0x10000001101010101100011010101111 | fcmpes %f11, %f15 #;| arg1 = 11, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B0 | 0x10000001101010101100011010110000 | fcmpes %f11, %f16 #;| arg1 = 11, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B1 | 0x10000001101010101100011010110001 | fcmpes %f11, %f17 #;| arg1 = 11, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B2 | 0x10000001101010101100011010110010 | fcmpes %f11, %f18 #;| arg1 = 11, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B3 | 0x10000001101010101100011010110011 | fcmpes %f11, %f19 #;| arg1 = 11, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B4 | 0x10000001101010101100011010110100 | fcmpes %f11, %f20 #;| arg1 = 11, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B5 | 0x10000001101010101100011010110101 | fcmpes %f11, %f21 #;| arg1 = 11, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B6 | 0x10000001101010101100011010110110 | fcmpes %f11, %f22 #;| arg1 = 11, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B7 | 0x10000001101010101100011010110111 | fcmpes %f11, %f23 #;| arg1 = 11, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B8 | 0x10000001101010101100011010111000 | fcmpes %f11, %f24 #;| arg1 = 11, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6B9 | 0x10000001101010101100011010111001 | fcmpes %f11, %f25 #;| arg1 = 11, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BA | 0x10000001101010101100011010111010 | fcmpes %f11, %f26 #;| arg1 = 11, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BB | 0x10000001101010101100011010111011 | fcmpes %f11, %f27 #;| arg1 = 11, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BC | 0x10000001101010101100011010111100 | fcmpes %f11, %f28 #;| arg1 = 11, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BD | 0x10000001101010101100011010111101 | fcmpes %f11, %f29 #;| arg1 = 11, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BE | 0x10000001101010101100011010111110 | fcmpes %f11, %f30 #;| arg1 = 11, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AAC6BF | 0x10000001101010101100011010111111 | fcmpes %f11, %f31 #;| arg1 = 11, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A0 | 0x10000001101010110000011010100000 | fcmpes %f12, %f0 #;| arg1 = 12, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A1 | 0x10000001101010110000011010100001 | fcmpes %f12, %f1 #;| arg1 = 12, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A2 | 0x10000001101010110000011010100010 | fcmpes %f12, %f2 #;| arg1 = 12, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A3 | 0x10000001101010110000011010100011 | fcmpes %f12, %f3 #;| arg1 = 12, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A4 | 0x10000001101010110000011010100100 | fcmpes %f12, %f4 #;| arg1 = 12, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A5 | 0x10000001101010110000011010100101 | fcmpes %f12, %f5 #;| arg1 = 12, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A6 | 0x10000001101010110000011010100110 | fcmpes %f12, %f6 #;| arg1 = 12, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A7 | 0x10000001101010110000011010100111 | fcmpes %f12, %f7 #;| arg1 = 12, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A8 | 0x10000001101010110000011010101000 | fcmpes %f12, %f8 #;| arg1 = 12, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06A9 | 0x10000001101010110000011010101001 | fcmpes %f12, %f9 #;| arg1 = 12, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AA | 0x10000001101010110000011010101010 | fcmpes %f12, %f10 #;| arg1 = 12, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AB | 0x10000001101010110000011010101011 | fcmpes %f12, %f11 #;| arg1 = 12, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AC | 0x10000001101010110000011010101100 | fcmpes %f12, %f12 #;| arg1 = 12, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AD | 0x10000001101010110000011010101101 | fcmpes %f12, %f13 #;| arg1 = 12, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AE | 0x10000001101010110000011010101110 | fcmpes %f12, %f14 #;| arg1 = 12, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06AF | 0x10000001101010110000011010101111 | fcmpes %f12, %f15 #;| arg1 = 12, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B0 | 0x10000001101010110000011010110000 | fcmpes %f12, %f16 #;| arg1 = 12, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B1 | 0x10000001101010110000011010110001 | fcmpes %f12, %f17 #;| arg1 = 12, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B2 | 0x10000001101010110000011010110010 | fcmpes %f12, %f18 #;| arg1 = 12, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B3 | 0x10000001101010110000011010110011 | fcmpes %f12, %f19 #;| arg1 = 12, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B4 | 0x10000001101010110000011010110100 | fcmpes %f12, %f20 #;| arg1 = 12, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B5 | 0x10000001101010110000011010110101 | fcmpes %f12, %f21 #;| arg1 = 12, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B6 | 0x10000001101010110000011010110110 | fcmpes %f12, %f22 #;| arg1 = 12, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B7 | 0x10000001101010110000011010110111 | fcmpes %f12, %f23 #;| arg1 = 12, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B8 | 0x10000001101010110000011010111000 | fcmpes %f12, %f24 #;| arg1 = 12, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06B9 | 0x10000001101010110000011010111001 | fcmpes %f12, %f25 #;| arg1 = 12, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BA | 0x10000001101010110000011010111010 | fcmpes %f12, %f26 #;| arg1 = 12, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BB | 0x10000001101010110000011010111011 | fcmpes %f12, %f27 #;| arg1 = 12, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BC | 0x10000001101010110000011010111100 | fcmpes %f12, %f28 #;| arg1 = 12, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BD | 0x10000001101010110000011010111101 | fcmpes %f12, %f29 #;| arg1 = 12, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BE | 0x10000001101010110000011010111110 | fcmpes %f12, %f30 #;| arg1 = 12, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB06BF | 0x10000001101010110000011010111111 | fcmpes %f12, %f31 #;| arg1 = 12, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A0 | 0x10000001101010110100011010100000 | fcmpes %f13, %f0 #;| arg1 = 13, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A1 | 0x10000001101010110100011010100001 | fcmpes %f13, %f1 #;| arg1 = 13, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A2 | 0x10000001101010110100011010100010 | fcmpes %f13, %f2 #;| arg1 = 13, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A3 | 0x10000001101010110100011010100011 | fcmpes %f13, %f3 #;| arg1 = 13, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A4 | 0x10000001101010110100011010100100 | fcmpes %f13, %f4 #;| arg1 = 13, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A5 | 0x10000001101010110100011010100101 | fcmpes %f13, %f5 #;| arg1 = 13, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A6 | 0x10000001101010110100011010100110 | fcmpes %f13, %f6 #;| arg1 = 13, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A7 | 0x10000001101010110100011010100111 | fcmpes %f13, %f7 #;| arg1 = 13, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A8 | 0x10000001101010110100011010101000 | fcmpes %f13, %f8 #;| arg1 = 13, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46A9 | 0x10000001101010110100011010101001 | fcmpes %f13, %f9 #;| arg1 = 13, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AA | 0x10000001101010110100011010101010 | fcmpes %f13, %f10 #;| arg1 = 13, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AB | 0x10000001101010110100011010101011 | fcmpes %f13, %f11 #;| arg1 = 13, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AC | 0x10000001101010110100011010101100 | fcmpes %f13, %f12 #;| arg1 = 13, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AD | 0x10000001101010110100011010101101 | fcmpes %f13, %f13 #;| arg1 = 13, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AE | 0x10000001101010110100011010101110 | fcmpes %f13, %f14 #;| arg1 = 13, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46AF | 0x10000001101010110100011010101111 | fcmpes %f13, %f15 #;| arg1 = 13, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B0 | 0x10000001101010110100011010110000 | fcmpes %f13, %f16 #;| arg1 = 13, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B1 | 0x10000001101010110100011010110001 | fcmpes %f13, %f17 #;| arg1 = 13, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B2 | 0x10000001101010110100011010110010 | fcmpes %f13, %f18 #;| arg1 = 13, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B3 | 0x10000001101010110100011010110011 | fcmpes %f13, %f19 #;| arg1 = 13, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B4 | 0x10000001101010110100011010110100 | fcmpes %f13, %f20 #;| arg1 = 13, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B5 | 0x10000001101010110100011010110101 | fcmpes %f13, %f21 #;| arg1 = 13, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B6 | 0x10000001101010110100011010110110 | fcmpes %f13, %f22 #;| arg1 = 13, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B7 | 0x10000001101010110100011010110111 | fcmpes %f13, %f23 #;| arg1 = 13, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B8 | 0x10000001101010110100011010111000 | fcmpes %f13, %f24 #;| arg1 = 13, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46B9 | 0x10000001101010110100011010111001 | fcmpes %f13, %f25 #;| arg1 = 13, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BA | 0x10000001101010110100011010111010 | fcmpes %f13, %f26 #;| arg1 = 13, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BB | 0x10000001101010110100011010111011 | fcmpes %f13, %f27 #;| arg1 = 13, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BC | 0x10000001101010110100011010111100 | fcmpes %f13, %f28 #;| arg1 = 13, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BD | 0x10000001101010110100011010111101 | fcmpes %f13, %f29 #;| arg1 = 13, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BE | 0x10000001101010110100011010111110 | fcmpes %f13, %f30 #;| arg1 = 13, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB46BF | 0x10000001101010110100011010111111 | fcmpes %f13, %f31 #;| arg1 = 13, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A0 | 0x10000001101010111000011010100000 | fcmpes %f14, %f0 #;| arg1 = 14, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A1 | 0x10000001101010111000011010100001 | fcmpes %f14, %f1 #;| arg1 = 14, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A2 | 0x10000001101010111000011010100010 | fcmpes %f14, %f2 #;| arg1 = 14, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A3 | 0x10000001101010111000011010100011 | fcmpes %f14, %f3 #;| arg1 = 14, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A4 | 0x10000001101010111000011010100100 | fcmpes %f14, %f4 #;| arg1 = 14, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A5 | 0x10000001101010111000011010100101 | fcmpes %f14, %f5 #;| arg1 = 14, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A6 | 0x10000001101010111000011010100110 | fcmpes %f14, %f6 #;| arg1 = 14, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A7 | 0x10000001101010111000011010100111 | fcmpes %f14, %f7 #;| arg1 = 14, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A8 | 0x10000001101010111000011010101000 | fcmpes %f14, %f8 #;| arg1 = 14, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86A9 | 0x10000001101010111000011010101001 | fcmpes %f14, %f9 #;| arg1 = 14, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AA | 0x10000001101010111000011010101010 | fcmpes %f14, %f10 #;| arg1 = 14, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AB | 0x10000001101010111000011010101011 | fcmpes %f14, %f11 #;| arg1 = 14, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AC | 0x10000001101010111000011010101100 | fcmpes %f14, %f12 #;| arg1 = 14, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AD | 0x10000001101010111000011010101101 | fcmpes %f14, %f13 #;| arg1 = 14, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AE | 0x10000001101010111000011010101110 | fcmpes %f14, %f14 #;| arg1 = 14, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86AF | 0x10000001101010111000011010101111 | fcmpes %f14, %f15 #;| arg1 = 14, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B0 | 0x10000001101010111000011010110000 | fcmpes %f14, %f16 #;| arg1 = 14, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B1 | 0x10000001101010111000011010110001 | fcmpes %f14, %f17 #;| arg1 = 14, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B2 | 0x10000001101010111000011010110010 | fcmpes %f14, %f18 #;| arg1 = 14, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B3 | 0x10000001101010111000011010110011 | fcmpes %f14, %f19 #;| arg1 = 14, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B4 | 0x10000001101010111000011010110100 | fcmpes %f14, %f20 #;| arg1 = 14, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B5 | 0x10000001101010111000011010110101 | fcmpes %f14, %f21 #;| arg1 = 14, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B6 | 0x10000001101010111000011010110110 | fcmpes %f14, %f22 #;| arg1 = 14, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B7 | 0x10000001101010111000011010110111 | fcmpes %f14, %f23 #;| arg1 = 14, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B8 | 0x10000001101010111000011010111000 | fcmpes %f14, %f24 #;| arg1 = 14, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86B9 | 0x10000001101010111000011010111001 | fcmpes %f14, %f25 #;| arg1 = 14, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BA | 0x10000001101010111000011010111010 | fcmpes %f14, %f26 #;| arg1 = 14, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BB | 0x10000001101010111000011010111011 | fcmpes %f14, %f27 #;| arg1 = 14, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BC | 0x10000001101010111000011010111100 | fcmpes %f14, %f28 #;| arg1 = 14, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BD | 0x10000001101010111000011010111101 | fcmpes %f14, %f29 #;| arg1 = 14, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BE | 0x10000001101010111000011010111110 | fcmpes %f14, %f30 #;| arg1 = 14, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AB86BF | 0x10000001101010111000011010111111 | fcmpes %f14, %f31 #;| arg1 = 14, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A0 | 0x10000001101010111100011010100000 | fcmpes %f15, %f0 #;| arg1 = 15, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A1 | 0x10000001101010111100011010100001 | fcmpes %f15, %f1 #;| arg1 = 15, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A2 | 0x10000001101010111100011010100010 | fcmpes %f15, %f2 #;| arg1 = 15, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A3 | 0x10000001101010111100011010100011 | fcmpes %f15, %f3 #;| arg1 = 15, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A4 | 0x10000001101010111100011010100100 | fcmpes %f15, %f4 #;| arg1 = 15, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A5 | 0x10000001101010111100011010100101 | fcmpes %f15, %f5 #;| arg1 = 15, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A6 | 0x10000001101010111100011010100110 | fcmpes %f15, %f6 #;| arg1 = 15, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A7 | 0x10000001101010111100011010100111 | fcmpes %f15, %f7 #;| arg1 = 15, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A8 | 0x10000001101010111100011010101000 | fcmpes %f15, %f8 #;| arg1 = 15, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6A9 | 0x10000001101010111100011010101001 | fcmpes %f15, %f9 #;| arg1 = 15, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AA | 0x10000001101010111100011010101010 | fcmpes %f15, %f10 #;| arg1 = 15, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AB | 0x10000001101010111100011010101011 | fcmpes %f15, %f11 #;| arg1 = 15, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AC | 0x10000001101010111100011010101100 | fcmpes %f15, %f12 #;| arg1 = 15, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AD | 0x10000001101010111100011010101101 | fcmpes %f15, %f13 #;| arg1 = 15, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AE | 0x10000001101010111100011010101110 | fcmpes %f15, %f14 #;| arg1 = 15, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6AF | 0x10000001101010111100011010101111 | fcmpes %f15, %f15 #;| arg1 = 15, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B0 | 0x10000001101010111100011010110000 | fcmpes %f15, %f16 #;| arg1 = 15, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B1 | 0x10000001101010111100011010110001 | fcmpes %f15, %f17 #;| arg1 = 15, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B2 | 0x10000001101010111100011010110010 | fcmpes %f15, %f18 #;| arg1 = 15, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B3 | 0x10000001101010111100011010110011 | fcmpes %f15, %f19 #;| arg1 = 15, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B4 | 0x10000001101010111100011010110100 | fcmpes %f15, %f20 #;| arg1 = 15, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B5 | 0x10000001101010111100011010110101 | fcmpes %f15, %f21 #;| arg1 = 15, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B6 | 0x10000001101010111100011010110110 | fcmpes %f15, %f22 #;| arg1 = 15, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B7 | 0x10000001101010111100011010110111 | fcmpes %f15, %f23 #;| arg1 = 15, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B8 | 0x10000001101010111100011010111000 | fcmpes %f15, %f24 #;| arg1 = 15, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6B9 | 0x10000001101010111100011010111001 | fcmpes %f15, %f25 #;| arg1 = 15, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BA | 0x10000001101010111100011010111010 | fcmpes %f15, %f26 #;| arg1 = 15, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BB | 0x10000001101010111100011010111011 | fcmpes %f15, %f27 #;| arg1 = 15, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BC | 0x10000001101010111100011010111100 | fcmpes %f15, %f28 #;| arg1 = 15, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BD | 0x10000001101010111100011010111101 | fcmpes %f15, %f29 #;| arg1 = 15, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BE | 0x10000001101010111100011010111110 | fcmpes %f15, %f30 #;| arg1 = 15, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ABC6BF | 0x10000001101010111100011010111111 | fcmpes %f15, %f31 #;| arg1 = 15, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A0 | 0x10000001101011000000011010100000 | fcmpes %f16, %f0 #;| arg1 = 16, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A1 | 0x10000001101011000000011010100001 | fcmpes %f16, %f1 #;| arg1 = 16, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A2 | 0x10000001101011000000011010100010 | fcmpes %f16, %f2 #;| arg1 = 16, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A3 | 0x10000001101011000000011010100011 | fcmpes %f16, %f3 #;| arg1 = 16, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A4 | 0x10000001101011000000011010100100 | fcmpes %f16, %f4 #;| arg1 = 16, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A5 | 0x10000001101011000000011010100101 | fcmpes %f16, %f5 #;| arg1 = 16, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A6 | 0x10000001101011000000011010100110 | fcmpes %f16, %f6 #;| arg1 = 16, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A7 | 0x10000001101011000000011010100111 | fcmpes %f16, %f7 #;| arg1 = 16, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A8 | 0x10000001101011000000011010101000 | fcmpes %f16, %f8 #;| arg1 = 16, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06A9 | 0x10000001101011000000011010101001 | fcmpes %f16, %f9 #;| arg1 = 16, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AA | 0x10000001101011000000011010101010 | fcmpes %f16, %f10 #;| arg1 = 16, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AB | 0x10000001101011000000011010101011 | fcmpes %f16, %f11 #;| arg1 = 16, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AC | 0x10000001101011000000011010101100 | fcmpes %f16, %f12 #;| arg1 = 16, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AD | 0x10000001101011000000011010101101 | fcmpes %f16, %f13 #;| arg1 = 16, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AE | 0x10000001101011000000011010101110 | fcmpes %f16, %f14 #;| arg1 = 16, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06AF | 0x10000001101011000000011010101111 | fcmpes %f16, %f15 #;| arg1 = 16, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B0 | 0x10000001101011000000011010110000 | fcmpes %f16, %f16 #;| arg1 = 16, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B1 | 0x10000001101011000000011010110001 | fcmpes %f16, %f17 #;| arg1 = 16, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B2 | 0x10000001101011000000011010110010 | fcmpes %f16, %f18 #;| arg1 = 16, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B3 | 0x10000001101011000000011010110011 | fcmpes %f16, %f19 #;| arg1 = 16, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B4 | 0x10000001101011000000011010110100 | fcmpes %f16, %f20 #;| arg1 = 16, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B5 | 0x10000001101011000000011010110101 | fcmpes %f16, %f21 #;| arg1 = 16, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B6 | 0x10000001101011000000011010110110 | fcmpes %f16, %f22 #;| arg1 = 16, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B7 | 0x10000001101011000000011010110111 | fcmpes %f16, %f23 #;| arg1 = 16, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B8 | 0x10000001101011000000011010111000 | fcmpes %f16, %f24 #;| arg1 = 16, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06B9 | 0x10000001101011000000011010111001 | fcmpes %f16, %f25 #;| arg1 = 16, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BA | 0x10000001101011000000011010111010 | fcmpes %f16, %f26 #;| arg1 = 16, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BB | 0x10000001101011000000011010111011 | fcmpes %f16, %f27 #;| arg1 = 16, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BC | 0x10000001101011000000011010111100 | fcmpes %f16, %f28 #;| arg1 = 16, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BD | 0x10000001101011000000011010111101 | fcmpes %f16, %f29 #;| arg1 = 16, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BE | 0x10000001101011000000011010111110 | fcmpes %f16, %f30 #;| arg1 = 16, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC06BF | 0x10000001101011000000011010111111 | fcmpes %f16, %f31 #;| arg1 = 16, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A0 | 0x10000001101011000100011010100000 | fcmpes %f17, %f0 #;| arg1 = 17, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A1 | 0x10000001101011000100011010100001 | fcmpes %f17, %f1 #;| arg1 = 17, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A2 | 0x10000001101011000100011010100010 | fcmpes %f17, %f2 #;| arg1 = 17, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A3 | 0x10000001101011000100011010100011 | fcmpes %f17, %f3 #;| arg1 = 17, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A4 | 0x10000001101011000100011010100100 | fcmpes %f17, %f4 #;| arg1 = 17, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A5 | 0x10000001101011000100011010100101 | fcmpes %f17, %f5 #;| arg1 = 17, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A6 | 0x10000001101011000100011010100110 | fcmpes %f17, %f6 #;| arg1 = 17, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A7 | 0x10000001101011000100011010100111 | fcmpes %f17, %f7 #;| arg1 = 17, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A8 | 0x10000001101011000100011010101000 | fcmpes %f17, %f8 #;| arg1 = 17, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46A9 | 0x10000001101011000100011010101001 | fcmpes %f17, %f9 #;| arg1 = 17, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AA | 0x10000001101011000100011010101010 | fcmpes %f17, %f10 #;| arg1 = 17, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AB | 0x10000001101011000100011010101011 | fcmpes %f17, %f11 #;| arg1 = 17, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AC | 0x10000001101011000100011010101100 | fcmpes %f17, %f12 #;| arg1 = 17, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AD | 0x10000001101011000100011010101101 | fcmpes %f17, %f13 #;| arg1 = 17, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AE | 0x10000001101011000100011010101110 | fcmpes %f17, %f14 #;| arg1 = 17, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46AF | 0x10000001101011000100011010101111 | fcmpes %f17, %f15 #;| arg1 = 17, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B0 | 0x10000001101011000100011010110000 | fcmpes %f17, %f16 #;| arg1 = 17, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B1 | 0x10000001101011000100011010110001 | fcmpes %f17, %f17 #;| arg1 = 17, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B2 | 0x10000001101011000100011010110010 | fcmpes %f17, %f18 #;| arg1 = 17, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B3 | 0x10000001101011000100011010110011 | fcmpes %f17, %f19 #;| arg1 = 17, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B4 | 0x10000001101011000100011010110100 | fcmpes %f17, %f20 #;| arg1 = 17, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B5 | 0x10000001101011000100011010110101 | fcmpes %f17, %f21 #;| arg1 = 17, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B6 | 0x10000001101011000100011010110110 | fcmpes %f17, %f22 #;| arg1 = 17, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B7 | 0x10000001101011000100011010110111 | fcmpes %f17, %f23 #;| arg1 = 17, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B8 | 0x10000001101011000100011010111000 | fcmpes %f17, %f24 #;| arg1 = 17, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46B9 | 0x10000001101011000100011010111001 | fcmpes %f17, %f25 #;| arg1 = 17, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BA | 0x10000001101011000100011010111010 | fcmpes %f17, %f26 #;| arg1 = 17, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BB | 0x10000001101011000100011010111011 | fcmpes %f17, %f27 #;| arg1 = 17, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BC | 0x10000001101011000100011010111100 | fcmpes %f17, %f28 #;| arg1 = 17, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BD | 0x10000001101011000100011010111101 | fcmpes %f17, %f29 #;| arg1 = 17, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BE | 0x10000001101011000100011010111110 | fcmpes %f17, %f30 #;| arg1 = 17, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC46BF | 0x10000001101011000100011010111111 | fcmpes %f17, %f31 #;| arg1 = 17, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A0 | 0x10000001101011001000011010100000 | fcmpes %f18, %f0 #;| arg1 = 18, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A1 | 0x10000001101011001000011010100001 | fcmpes %f18, %f1 #;| arg1 = 18, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A2 | 0x10000001101011001000011010100010 | fcmpes %f18, %f2 #;| arg1 = 18, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A3 | 0x10000001101011001000011010100011 | fcmpes %f18, %f3 #;| arg1 = 18, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A4 | 0x10000001101011001000011010100100 | fcmpes %f18, %f4 #;| arg1 = 18, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A5 | 0x10000001101011001000011010100101 | fcmpes %f18, %f5 #;| arg1 = 18, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A6 | 0x10000001101011001000011010100110 | fcmpes %f18, %f6 #;| arg1 = 18, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A7 | 0x10000001101011001000011010100111 | fcmpes %f18, %f7 #;| arg1 = 18, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A8 | 0x10000001101011001000011010101000 | fcmpes %f18, %f8 #;| arg1 = 18, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86A9 | 0x10000001101011001000011010101001 | fcmpes %f18, %f9 #;| arg1 = 18, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AA | 0x10000001101011001000011010101010 | fcmpes %f18, %f10 #;| arg1 = 18, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AB | 0x10000001101011001000011010101011 | fcmpes %f18, %f11 #;| arg1 = 18, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AC | 0x10000001101011001000011010101100 | fcmpes %f18, %f12 #;| arg1 = 18, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AD | 0x10000001101011001000011010101101 | fcmpes %f18, %f13 #;| arg1 = 18, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AE | 0x10000001101011001000011010101110 | fcmpes %f18, %f14 #;| arg1 = 18, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86AF | 0x10000001101011001000011010101111 | fcmpes %f18, %f15 #;| arg1 = 18, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B0 | 0x10000001101011001000011010110000 | fcmpes %f18, %f16 #;| arg1 = 18, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B1 | 0x10000001101011001000011010110001 | fcmpes %f18, %f17 #;| arg1 = 18, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B2 | 0x10000001101011001000011010110010 | fcmpes %f18, %f18 #;| arg1 = 18, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B3 | 0x10000001101011001000011010110011 | fcmpes %f18, %f19 #;| arg1 = 18, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B4 | 0x10000001101011001000011010110100 | fcmpes %f18, %f20 #;| arg1 = 18, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B5 | 0x10000001101011001000011010110101 | fcmpes %f18, %f21 #;| arg1 = 18, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B6 | 0x10000001101011001000011010110110 | fcmpes %f18, %f22 #;| arg1 = 18, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B7 | 0x10000001101011001000011010110111 | fcmpes %f18, %f23 #;| arg1 = 18, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B8 | 0x10000001101011001000011010111000 | fcmpes %f18, %f24 #;| arg1 = 18, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86B9 | 0x10000001101011001000011010111001 | fcmpes %f18, %f25 #;| arg1 = 18, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BA | 0x10000001101011001000011010111010 | fcmpes %f18, %f26 #;| arg1 = 18, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BB | 0x10000001101011001000011010111011 | fcmpes %f18, %f27 #;| arg1 = 18, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BC | 0x10000001101011001000011010111100 | fcmpes %f18, %f28 #;| arg1 = 18, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BD | 0x10000001101011001000011010111101 | fcmpes %f18, %f29 #;| arg1 = 18, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BE | 0x10000001101011001000011010111110 | fcmpes %f18, %f30 #;| arg1 = 18, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AC86BF | 0x10000001101011001000011010111111 | fcmpes %f18, %f31 #;| arg1 = 18, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A0 | 0x10000001101011001100011010100000 | fcmpes %f19, %f0 #;| arg1 = 19, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A1 | 0x10000001101011001100011010100001 | fcmpes %f19, %f1 #;| arg1 = 19, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A2 | 0x10000001101011001100011010100010 | fcmpes %f19, %f2 #;| arg1 = 19, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A3 | 0x10000001101011001100011010100011 | fcmpes %f19, %f3 #;| arg1 = 19, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A4 | 0x10000001101011001100011010100100 | fcmpes %f19, %f4 #;| arg1 = 19, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A5 | 0x10000001101011001100011010100101 | fcmpes %f19, %f5 #;| arg1 = 19, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A6 | 0x10000001101011001100011010100110 | fcmpes %f19, %f6 #;| arg1 = 19, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A7 | 0x10000001101011001100011010100111 | fcmpes %f19, %f7 #;| arg1 = 19, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A8 | 0x10000001101011001100011010101000 | fcmpes %f19, %f8 #;| arg1 = 19, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6A9 | 0x10000001101011001100011010101001 | fcmpes %f19, %f9 #;| arg1 = 19, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AA | 0x10000001101011001100011010101010 | fcmpes %f19, %f10 #;| arg1 = 19, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AB | 0x10000001101011001100011010101011 | fcmpes %f19, %f11 #;| arg1 = 19, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AC | 0x10000001101011001100011010101100 | fcmpes %f19, %f12 #;| arg1 = 19, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AD | 0x10000001101011001100011010101101 | fcmpes %f19, %f13 #;| arg1 = 19, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AE | 0x10000001101011001100011010101110 | fcmpes %f19, %f14 #;| arg1 = 19, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6AF | 0x10000001101011001100011010101111 | fcmpes %f19, %f15 #;| arg1 = 19, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B0 | 0x10000001101011001100011010110000 | fcmpes %f19, %f16 #;| arg1 = 19, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B1 | 0x10000001101011001100011010110001 | fcmpes %f19, %f17 #;| arg1 = 19, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B2 | 0x10000001101011001100011010110010 | fcmpes %f19, %f18 #;| arg1 = 19, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B3 | 0x10000001101011001100011010110011 | fcmpes %f19, %f19 #;| arg1 = 19, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B4 | 0x10000001101011001100011010110100 | fcmpes %f19, %f20 #;| arg1 = 19, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B5 | 0x10000001101011001100011010110101 | fcmpes %f19, %f21 #;| arg1 = 19, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B6 | 0x10000001101011001100011010110110 | fcmpes %f19, %f22 #;| arg1 = 19, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B7 | 0x10000001101011001100011010110111 | fcmpes %f19, %f23 #;| arg1 = 19, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B8 | 0x10000001101011001100011010111000 | fcmpes %f19, %f24 #;| arg1 = 19, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6B9 | 0x10000001101011001100011010111001 | fcmpes %f19, %f25 #;| arg1 = 19, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BA | 0x10000001101011001100011010111010 | fcmpes %f19, %f26 #;| arg1 = 19, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BB | 0x10000001101011001100011010111011 | fcmpes %f19, %f27 #;| arg1 = 19, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BC | 0x10000001101011001100011010111100 | fcmpes %f19, %f28 #;| arg1 = 19, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BD | 0x10000001101011001100011010111101 | fcmpes %f19, %f29 #;| arg1 = 19, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BE | 0x10000001101011001100011010111110 | fcmpes %f19, %f30 #;| arg1 = 19, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ACC6BF | 0x10000001101011001100011010111111 | fcmpes %f19, %f31 #;| arg1 = 19, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A0 | 0x10000001101011010000011010100000 | fcmpes %f20, %f0 #;| arg1 = 20, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A1 | 0x10000001101011010000011010100001 | fcmpes %f20, %f1 #;| arg1 = 20, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A2 | 0x10000001101011010000011010100010 | fcmpes %f20, %f2 #;| arg1 = 20, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A3 | 0x10000001101011010000011010100011 | fcmpes %f20, %f3 #;| arg1 = 20, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A4 | 0x10000001101011010000011010100100 | fcmpes %f20, %f4 #;| arg1 = 20, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A5 | 0x10000001101011010000011010100101 | fcmpes %f20, %f5 #;| arg1 = 20, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A6 | 0x10000001101011010000011010100110 | fcmpes %f20, %f6 #;| arg1 = 20, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A7 | 0x10000001101011010000011010100111 | fcmpes %f20, %f7 #;| arg1 = 20, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A8 | 0x10000001101011010000011010101000 | fcmpes %f20, %f8 #;| arg1 = 20, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06A9 | 0x10000001101011010000011010101001 | fcmpes %f20, %f9 #;| arg1 = 20, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AA | 0x10000001101011010000011010101010 | fcmpes %f20, %f10 #;| arg1 = 20, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AB | 0x10000001101011010000011010101011 | fcmpes %f20, %f11 #;| arg1 = 20, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AC | 0x10000001101011010000011010101100 | fcmpes %f20, %f12 #;| arg1 = 20, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AD | 0x10000001101011010000011010101101 | fcmpes %f20, %f13 #;| arg1 = 20, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AE | 0x10000001101011010000011010101110 | fcmpes %f20, %f14 #;| arg1 = 20, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06AF | 0x10000001101011010000011010101111 | fcmpes %f20, %f15 #;| arg1 = 20, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B0 | 0x10000001101011010000011010110000 | fcmpes %f20, %f16 #;| arg1 = 20, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B1 | 0x10000001101011010000011010110001 | fcmpes %f20, %f17 #;| arg1 = 20, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B2 | 0x10000001101011010000011010110010 | fcmpes %f20, %f18 #;| arg1 = 20, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B3 | 0x10000001101011010000011010110011 | fcmpes %f20, %f19 #;| arg1 = 20, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B4 | 0x10000001101011010000011010110100 | fcmpes %f20, %f20 #;| arg1 = 20, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B5 | 0x10000001101011010000011010110101 | fcmpes %f20, %f21 #;| arg1 = 20, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B6 | 0x10000001101011010000011010110110 | fcmpes %f20, %f22 #;| arg1 = 20, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B7 | 0x10000001101011010000011010110111 | fcmpes %f20, %f23 #;| arg1 = 20, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B8 | 0x10000001101011010000011010111000 | fcmpes %f20, %f24 #;| arg1 = 20, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06B9 | 0x10000001101011010000011010111001 | fcmpes %f20, %f25 #;| arg1 = 20, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BA | 0x10000001101011010000011010111010 | fcmpes %f20, %f26 #;| arg1 = 20, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BB | 0x10000001101011010000011010111011 | fcmpes %f20, %f27 #;| arg1 = 20, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BC | 0x10000001101011010000011010111100 | fcmpes %f20, %f28 #;| arg1 = 20, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BD | 0x10000001101011010000011010111101 | fcmpes %f20, %f29 #;| arg1 = 20, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BE | 0x10000001101011010000011010111110 | fcmpes %f20, %f30 #;| arg1 = 20, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD06BF | 0x10000001101011010000011010111111 | fcmpes %f20, %f31 #;| arg1 = 20, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A0 | 0x10000001101011010100011010100000 | fcmpes %f21, %f0 #;| arg1 = 21, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A1 | 0x10000001101011010100011010100001 | fcmpes %f21, %f1 #;| arg1 = 21, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A2 | 0x10000001101011010100011010100010 | fcmpes %f21, %f2 #;| arg1 = 21, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A3 | 0x10000001101011010100011010100011 | fcmpes %f21, %f3 #;| arg1 = 21, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A4 | 0x10000001101011010100011010100100 | fcmpes %f21, %f4 #;| arg1 = 21, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A5 | 0x10000001101011010100011010100101 | fcmpes %f21, %f5 #;| arg1 = 21, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A6 | 0x10000001101011010100011010100110 | fcmpes %f21, %f6 #;| arg1 = 21, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A7 | 0x10000001101011010100011010100111 | fcmpes %f21, %f7 #;| arg1 = 21, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A8 | 0x10000001101011010100011010101000 | fcmpes %f21, %f8 #;| arg1 = 21, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46A9 | 0x10000001101011010100011010101001 | fcmpes %f21, %f9 #;| arg1 = 21, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AA | 0x10000001101011010100011010101010 | fcmpes %f21, %f10 #;| arg1 = 21, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AB | 0x10000001101011010100011010101011 | fcmpes %f21, %f11 #;| arg1 = 21, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AC | 0x10000001101011010100011010101100 | fcmpes %f21, %f12 #;| arg1 = 21, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AD | 0x10000001101011010100011010101101 | fcmpes %f21, %f13 #;| arg1 = 21, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AE | 0x10000001101011010100011010101110 | fcmpes %f21, %f14 #;| arg1 = 21, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46AF | 0x10000001101011010100011010101111 | fcmpes %f21, %f15 #;| arg1 = 21, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B0 | 0x10000001101011010100011010110000 | fcmpes %f21, %f16 #;| arg1 = 21, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B1 | 0x10000001101011010100011010110001 | fcmpes %f21, %f17 #;| arg1 = 21, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B2 | 0x10000001101011010100011010110010 | fcmpes %f21, %f18 #;| arg1 = 21, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B3 | 0x10000001101011010100011010110011 | fcmpes %f21, %f19 #;| arg1 = 21, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B4 | 0x10000001101011010100011010110100 | fcmpes %f21, %f20 #;| arg1 = 21, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B5 | 0x10000001101011010100011010110101 | fcmpes %f21, %f21 #;| arg1 = 21, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B6 | 0x10000001101011010100011010110110 | fcmpes %f21, %f22 #;| arg1 = 21, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B7 | 0x10000001101011010100011010110111 | fcmpes %f21, %f23 #;| arg1 = 21, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B8 | 0x10000001101011010100011010111000 | fcmpes %f21, %f24 #;| arg1 = 21, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46B9 | 0x10000001101011010100011010111001 | fcmpes %f21, %f25 #;| arg1 = 21, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BA | 0x10000001101011010100011010111010 | fcmpes %f21, %f26 #;| arg1 = 21, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BB | 0x10000001101011010100011010111011 | fcmpes %f21, %f27 #;| arg1 = 21, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BC | 0x10000001101011010100011010111100 | fcmpes %f21, %f28 #;| arg1 = 21, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BD | 0x10000001101011010100011010111101 | fcmpes %f21, %f29 #;| arg1 = 21, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BE | 0x10000001101011010100011010111110 | fcmpes %f21, %f30 #;| arg1 = 21, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD46BF | 0x10000001101011010100011010111111 | fcmpes %f21, %f31 #;| arg1 = 21, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A0 | 0x10000001101011011000011010100000 | fcmpes %f22, %f0 #;| arg1 = 22, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A1 | 0x10000001101011011000011010100001 | fcmpes %f22, %f1 #;| arg1 = 22, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A2 | 0x10000001101011011000011010100010 | fcmpes %f22, %f2 #;| arg1 = 22, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A3 | 0x10000001101011011000011010100011 | fcmpes %f22, %f3 #;| arg1 = 22, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A4 | 0x10000001101011011000011010100100 | fcmpes %f22, %f4 #;| arg1 = 22, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A5 | 0x10000001101011011000011010100101 | fcmpes %f22, %f5 #;| arg1 = 22, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A6 | 0x10000001101011011000011010100110 | fcmpes %f22, %f6 #;| arg1 = 22, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A7 | 0x10000001101011011000011010100111 | fcmpes %f22, %f7 #;| arg1 = 22, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A8 | 0x10000001101011011000011010101000 | fcmpes %f22, %f8 #;| arg1 = 22, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86A9 | 0x10000001101011011000011010101001 | fcmpes %f22, %f9 #;| arg1 = 22, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AA | 0x10000001101011011000011010101010 | fcmpes %f22, %f10 #;| arg1 = 22, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AB | 0x10000001101011011000011010101011 | fcmpes %f22, %f11 #;| arg1 = 22, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AC | 0x10000001101011011000011010101100 | fcmpes %f22, %f12 #;| arg1 = 22, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AD | 0x10000001101011011000011010101101 | fcmpes %f22, %f13 #;| arg1 = 22, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AE | 0x10000001101011011000011010101110 | fcmpes %f22, %f14 #;| arg1 = 22, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86AF | 0x10000001101011011000011010101111 | fcmpes %f22, %f15 #;| arg1 = 22, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B0 | 0x10000001101011011000011010110000 | fcmpes %f22, %f16 #;| arg1 = 22, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B1 | 0x10000001101011011000011010110001 | fcmpes %f22, %f17 #;| arg1 = 22, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B2 | 0x10000001101011011000011010110010 | fcmpes %f22, %f18 #;| arg1 = 22, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B3 | 0x10000001101011011000011010110011 | fcmpes %f22, %f19 #;| arg1 = 22, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B4 | 0x10000001101011011000011010110100 | fcmpes %f22, %f20 #;| arg1 = 22, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B5 | 0x10000001101011011000011010110101 | fcmpes %f22, %f21 #;| arg1 = 22, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B6 | 0x10000001101011011000011010110110 | fcmpes %f22, %f22 #;| arg1 = 22, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B7 | 0x10000001101011011000011010110111 | fcmpes %f22, %f23 #;| arg1 = 22, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B8 | 0x10000001101011011000011010111000 | fcmpes %f22, %f24 #;| arg1 = 22, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86B9 | 0x10000001101011011000011010111001 | fcmpes %f22, %f25 #;| arg1 = 22, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BA | 0x10000001101011011000011010111010 | fcmpes %f22, %f26 #;| arg1 = 22, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BB | 0x10000001101011011000011010111011 | fcmpes %f22, %f27 #;| arg1 = 22, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BC | 0x10000001101011011000011010111100 | fcmpes %f22, %f28 #;| arg1 = 22, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BD | 0x10000001101011011000011010111101 | fcmpes %f22, %f29 #;| arg1 = 22, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BE | 0x10000001101011011000011010111110 | fcmpes %f22, %f30 #;| arg1 = 22, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AD86BF | 0x10000001101011011000011010111111 | fcmpes %f22, %f31 #;| arg1 = 22, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A0 | 0x10000001101011011100011010100000 | fcmpes %f23, %f0 #;| arg1 = 23, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A1 | 0x10000001101011011100011010100001 | fcmpes %f23, %f1 #;| arg1 = 23, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A2 | 0x10000001101011011100011010100010 | fcmpes %f23, %f2 #;| arg1 = 23, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A3 | 0x10000001101011011100011010100011 | fcmpes %f23, %f3 #;| arg1 = 23, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A4 | 0x10000001101011011100011010100100 | fcmpes %f23, %f4 #;| arg1 = 23, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A5 | 0x10000001101011011100011010100101 | fcmpes %f23, %f5 #;| arg1 = 23, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A6 | 0x10000001101011011100011010100110 | fcmpes %f23, %f6 #;| arg1 = 23, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A7 | 0x10000001101011011100011010100111 | fcmpes %f23, %f7 #;| arg1 = 23, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A8 | 0x10000001101011011100011010101000 | fcmpes %f23, %f8 #;| arg1 = 23, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6A9 | 0x10000001101011011100011010101001 | fcmpes %f23, %f9 #;| arg1 = 23, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AA | 0x10000001101011011100011010101010 | fcmpes %f23, %f10 #;| arg1 = 23, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AB | 0x10000001101011011100011010101011 | fcmpes %f23, %f11 #;| arg1 = 23, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AC | 0x10000001101011011100011010101100 | fcmpes %f23, %f12 #;| arg1 = 23, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AD | 0x10000001101011011100011010101101 | fcmpes %f23, %f13 #;| arg1 = 23, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AE | 0x10000001101011011100011010101110 | fcmpes %f23, %f14 #;| arg1 = 23, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6AF | 0x10000001101011011100011010101111 | fcmpes %f23, %f15 #;| arg1 = 23, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B0 | 0x10000001101011011100011010110000 | fcmpes %f23, %f16 #;| arg1 = 23, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B1 | 0x10000001101011011100011010110001 | fcmpes %f23, %f17 #;| arg1 = 23, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B2 | 0x10000001101011011100011010110010 | fcmpes %f23, %f18 #;| arg1 = 23, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B3 | 0x10000001101011011100011010110011 | fcmpes %f23, %f19 #;| arg1 = 23, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B4 | 0x10000001101011011100011010110100 | fcmpes %f23, %f20 #;| arg1 = 23, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B5 | 0x10000001101011011100011010110101 | fcmpes %f23, %f21 #;| arg1 = 23, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B6 | 0x10000001101011011100011010110110 | fcmpes %f23, %f22 #;| arg1 = 23, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B7 | 0x10000001101011011100011010110111 | fcmpes %f23, %f23 #;| arg1 = 23, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B8 | 0x10000001101011011100011010111000 | fcmpes %f23, %f24 #;| arg1 = 23, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6B9 | 0x10000001101011011100011010111001 | fcmpes %f23, %f25 #;| arg1 = 23, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BA | 0x10000001101011011100011010111010 | fcmpes %f23, %f26 #;| arg1 = 23, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BB | 0x10000001101011011100011010111011 | fcmpes %f23, %f27 #;| arg1 = 23, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BC | 0x10000001101011011100011010111100 | fcmpes %f23, %f28 #;| arg1 = 23, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BD | 0x10000001101011011100011010111101 | fcmpes %f23, %f29 #;| arg1 = 23, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BE | 0x10000001101011011100011010111110 | fcmpes %f23, %f30 #;| arg1 = 23, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81ADC6BF | 0x10000001101011011100011010111111 | fcmpes %f23, %f31 #;| arg1 = 23, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A0 | 0x10000001101011100000011010100000 | fcmpes %f24, %f0 #;| arg1 = 24, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A1 | 0x10000001101011100000011010100001 | fcmpes %f24, %f1 #;| arg1 = 24, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A2 | 0x10000001101011100000011010100010 | fcmpes %f24, %f2 #;| arg1 = 24, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A3 | 0x10000001101011100000011010100011 | fcmpes %f24, %f3 #;| arg1 = 24, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A4 | 0x10000001101011100000011010100100 | fcmpes %f24, %f4 #;| arg1 = 24, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A5 | 0x10000001101011100000011010100101 | fcmpes %f24, %f5 #;| arg1 = 24, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A6 | 0x10000001101011100000011010100110 | fcmpes %f24, %f6 #;| arg1 = 24, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A7 | 0x10000001101011100000011010100111 | fcmpes %f24, %f7 #;| arg1 = 24, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A8 | 0x10000001101011100000011010101000 | fcmpes %f24, %f8 #;| arg1 = 24, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06A9 | 0x10000001101011100000011010101001 | fcmpes %f24, %f9 #;| arg1 = 24, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AA | 0x10000001101011100000011010101010 | fcmpes %f24, %f10 #;| arg1 = 24, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AB | 0x10000001101011100000011010101011 | fcmpes %f24, %f11 #;| arg1 = 24, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AC | 0x10000001101011100000011010101100 | fcmpes %f24, %f12 #;| arg1 = 24, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AD | 0x10000001101011100000011010101101 | fcmpes %f24, %f13 #;| arg1 = 24, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AE | 0x10000001101011100000011010101110 | fcmpes %f24, %f14 #;| arg1 = 24, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06AF | 0x10000001101011100000011010101111 | fcmpes %f24, %f15 #;| arg1 = 24, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B0 | 0x10000001101011100000011010110000 | fcmpes %f24, %f16 #;| arg1 = 24, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B1 | 0x10000001101011100000011010110001 | fcmpes %f24, %f17 #;| arg1 = 24, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B2 | 0x10000001101011100000011010110010 | fcmpes %f24, %f18 #;| arg1 = 24, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B3 | 0x10000001101011100000011010110011 | fcmpes %f24, %f19 #;| arg1 = 24, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B4 | 0x10000001101011100000011010110100 | fcmpes %f24, %f20 #;| arg1 = 24, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B5 | 0x10000001101011100000011010110101 | fcmpes %f24, %f21 #;| arg1 = 24, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B6 | 0x10000001101011100000011010110110 | fcmpes %f24, %f22 #;| arg1 = 24, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B7 | 0x10000001101011100000011010110111 | fcmpes %f24, %f23 #;| arg1 = 24, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B8 | 0x10000001101011100000011010111000 | fcmpes %f24, %f24 #;| arg1 = 24, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06B9 | 0x10000001101011100000011010111001 | fcmpes %f24, %f25 #;| arg1 = 24, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BA | 0x10000001101011100000011010111010 | fcmpes %f24, %f26 #;| arg1 = 24, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BB | 0x10000001101011100000011010111011 | fcmpes %f24, %f27 #;| arg1 = 24, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BC | 0x10000001101011100000011010111100 | fcmpes %f24, %f28 #;| arg1 = 24, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BD | 0x10000001101011100000011010111101 | fcmpes %f24, %f29 #;| arg1 = 24, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BE | 0x10000001101011100000011010111110 | fcmpes %f24, %f30 #;| arg1 = 24, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE06BF | 0x10000001101011100000011010111111 | fcmpes %f24, %f31 #;| arg1 = 24, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A0 | 0x10000001101011100100011010100000 | fcmpes %f25, %f0 #;| arg1 = 25, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A1 | 0x10000001101011100100011010100001 | fcmpes %f25, %f1 #;| arg1 = 25, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A2 | 0x10000001101011100100011010100010 | fcmpes %f25, %f2 #;| arg1 = 25, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A3 | 0x10000001101011100100011010100011 | fcmpes %f25, %f3 #;| arg1 = 25, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A4 | 0x10000001101011100100011010100100 | fcmpes %f25, %f4 #;| arg1 = 25, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A5 | 0x10000001101011100100011010100101 | fcmpes %f25, %f5 #;| arg1 = 25, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A6 | 0x10000001101011100100011010100110 | fcmpes %f25, %f6 #;| arg1 = 25, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A7 | 0x10000001101011100100011010100111 | fcmpes %f25, %f7 #;| arg1 = 25, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A8 | 0x10000001101011100100011010101000 | fcmpes %f25, %f8 #;| arg1 = 25, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46A9 | 0x10000001101011100100011010101001 | fcmpes %f25, %f9 #;| arg1 = 25, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AA | 0x10000001101011100100011010101010 | fcmpes %f25, %f10 #;| arg1 = 25, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AB | 0x10000001101011100100011010101011 | fcmpes %f25, %f11 #;| arg1 = 25, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AC | 0x10000001101011100100011010101100 | fcmpes %f25, %f12 #;| arg1 = 25, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AD | 0x10000001101011100100011010101101 | fcmpes %f25, %f13 #;| arg1 = 25, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AE | 0x10000001101011100100011010101110 | fcmpes %f25, %f14 #;| arg1 = 25, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46AF | 0x10000001101011100100011010101111 | fcmpes %f25, %f15 #;| arg1 = 25, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B0 | 0x10000001101011100100011010110000 | fcmpes %f25, %f16 #;| arg1 = 25, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B1 | 0x10000001101011100100011010110001 | fcmpes %f25, %f17 #;| arg1 = 25, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B2 | 0x10000001101011100100011010110010 | fcmpes %f25, %f18 #;| arg1 = 25, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B3 | 0x10000001101011100100011010110011 | fcmpes %f25, %f19 #;| arg1 = 25, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B4 | 0x10000001101011100100011010110100 | fcmpes %f25, %f20 #;| arg1 = 25, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B5 | 0x10000001101011100100011010110101 | fcmpes %f25, %f21 #;| arg1 = 25, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B6 | 0x10000001101011100100011010110110 | fcmpes %f25, %f22 #;| arg1 = 25, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B7 | 0x10000001101011100100011010110111 | fcmpes %f25, %f23 #;| arg1 = 25, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B8 | 0x10000001101011100100011010111000 | fcmpes %f25, %f24 #;| arg1 = 25, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46B9 | 0x10000001101011100100011010111001 | fcmpes %f25, %f25 #;| arg1 = 25, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BA | 0x10000001101011100100011010111010 | fcmpes %f25, %f26 #;| arg1 = 25, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BB | 0x10000001101011100100011010111011 | fcmpes %f25, %f27 #;| arg1 = 25, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BC | 0x10000001101011100100011010111100 | fcmpes %f25, %f28 #;| arg1 = 25, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BD | 0x10000001101011100100011010111101 | fcmpes %f25, %f29 #;| arg1 = 25, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BE | 0x10000001101011100100011010111110 | fcmpes %f25, %f30 #;| arg1 = 25, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE46BF | 0x10000001101011100100011010111111 | fcmpes %f25, %f31 #;| arg1 = 25, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A0 | 0x10000001101011101000011010100000 | fcmpes %f26, %f0 #;| arg1 = 26, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A1 | 0x10000001101011101000011010100001 | fcmpes %f26, %f1 #;| arg1 = 26, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A2 | 0x10000001101011101000011010100010 | fcmpes %f26, %f2 #;| arg1 = 26, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A3 | 0x10000001101011101000011010100011 | fcmpes %f26, %f3 #;| arg1 = 26, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A4 | 0x10000001101011101000011010100100 | fcmpes %f26, %f4 #;| arg1 = 26, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A5 | 0x10000001101011101000011010100101 | fcmpes %f26, %f5 #;| arg1 = 26, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A6 | 0x10000001101011101000011010100110 | fcmpes %f26, %f6 #;| arg1 = 26, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A7 | 0x10000001101011101000011010100111 | fcmpes %f26, %f7 #;| arg1 = 26, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A8 | 0x10000001101011101000011010101000 | fcmpes %f26, %f8 #;| arg1 = 26, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86A9 | 0x10000001101011101000011010101001 | fcmpes %f26, %f9 #;| arg1 = 26, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AA | 0x10000001101011101000011010101010 | fcmpes %f26, %f10 #;| arg1 = 26, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AB | 0x10000001101011101000011010101011 | fcmpes %f26, %f11 #;| arg1 = 26, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AC | 0x10000001101011101000011010101100 | fcmpes %f26, %f12 #;| arg1 = 26, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AD | 0x10000001101011101000011010101101 | fcmpes %f26, %f13 #;| arg1 = 26, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AE | 0x10000001101011101000011010101110 | fcmpes %f26, %f14 #;| arg1 = 26, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86AF | 0x10000001101011101000011010101111 | fcmpes %f26, %f15 #;| arg1 = 26, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B0 | 0x10000001101011101000011010110000 | fcmpes %f26, %f16 #;| arg1 = 26, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B1 | 0x10000001101011101000011010110001 | fcmpes %f26, %f17 #;| arg1 = 26, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B2 | 0x10000001101011101000011010110010 | fcmpes %f26, %f18 #;| arg1 = 26, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B3 | 0x10000001101011101000011010110011 | fcmpes %f26, %f19 #;| arg1 = 26, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B4 | 0x10000001101011101000011010110100 | fcmpes %f26, %f20 #;| arg1 = 26, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B5 | 0x10000001101011101000011010110101 | fcmpes %f26, %f21 #;| arg1 = 26, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B6 | 0x10000001101011101000011010110110 | fcmpes %f26, %f22 #;| arg1 = 26, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B7 | 0x10000001101011101000011010110111 | fcmpes %f26, %f23 #;| arg1 = 26, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B8 | 0x10000001101011101000011010111000 | fcmpes %f26, %f24 #;| arg1 = 26, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86B9 | 0x10000001101011101000011010111001 | fcmpes %f26, %f25 #;| arg1 = 26, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BA | 0x10000001101011101000011010111010 | fcmpes %f26, %f26 #;| arg1 = 26, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BB | 0x10000001101011101000011010111011 | fcmpes %f26, %f27 #;| arg1 = 26, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BC | 0x10000001101011101000011010111100 | fcmpes %f26, %f28 #;| arg1 = 26, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BD | 0x10000001101011101000011010111101 | fcmpes %f26, %f29 #;| arg1 = 26, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BE | 0x10000001101011101000011010111110 | fcmpes %f26, %f30 #;| arg1 = 26, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AE86BF | 0x10000001101011101000011010111111 | fcmpes %f26, %f31 #;| arg1 = 26, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A0 | 0x10000001101011101100011010100000 | fcmpes %f27, %f0 #;| arg1 = 27, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A1 | 0x10000001101011101100011010100001 | fcmpes %f27, %f1 #;| arg1 = 27, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A2 | 0x10000001101011101100011010100010 | fcmpes %f27, %f2 #;| arg1 = 27, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A3 | 0x10000001101011101100011010100011 | fcmpes %f27, %f3 #;| arg1 = 27, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A4 | 0x10000001101011101100011010100100 | fcmpes %f27, %f4 #;| arg1 = 27, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A5 | 0x10000001101011101100011010100101 | fcmpes %f27, %f5 #;| arg1 = 27, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A6 | 0x10000001101011101100011010100110 | fcmpes %f27, %f6 #;| arg1 = 27, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A7 | 0x10000001101011101100011010100111 | fcmpes %f27, %f7 #;| arg1 = 27, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A8 | 0x10000001101011101100011010101000 | fcmpes %f27, %f8 #;| arg1 = 27, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6A9 | 0x10000001101011101100011010101001 | fcmpes %f27, %f9 #;| arg1 = 27, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AA | 0x10000001101011101100011010101010 | fcmpes %f27, %f10 #;| arg1 = 27, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AB | 0x10000001101011101100011010101011 | fcmpes %f27, %f11 #;| arg1 = 27, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AC | 0x10000001101011101100011010101100 | fcmpes %f27, %f12 #;| arg1 = 27, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AD | 0x10000001101011101100011010101101 | fcmpes %f27, %f13 #;| arg1 = 27, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AE | 0x10000001101011101100011010101110 | fcmpes %f27, %f14 #;| arg1 = 27, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6AF | 0x10000001101011101100011010101111 | fcmpes %f27, %f15 #;| arg1 = 27, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B0 | 0x10000001101011101100011010110000 | fcmpes %f27, %f16 #;| arg1 = 27, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B1 | 0x10000001101011101100011010110001 | fcmpes %f27, %f17 #;| arg1 = 27, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B2 | 0x10000001101011101100011010110010 | fcmpes %f27, %f18 #;| arg1 = 27, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B3 | 0x10000001101011101100011010110011 | fcmpes %f27, %f19 #;| arg1 = 27, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B4 | 0x10000001101011101100011010110100 | fcmpes %f27, %f20 #;| arg1 = 27, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B5 | 0x10000001101011101100011010110101 | fcmpes %f27, %f21 #;| arg1 = 27, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B6 | 0x10000001101011101100011010110110 | fcmpes %f27, %f22 #;| arg1 = 27, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B7 | 0x10000001101011101100011010110111 | fcmpes %f27, %f23 #;| arg1 = 27, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B8 | 0x10000001101011101100011010111000 | fcmpes %f27, %f24 #;| arg1 = 27, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6B9 | 0x10000001101011101100011010111001 | fcmpes %f27, %f25 #;| arg1 = 27, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BA | 0x10000001101011101100011010111010 | fcmpes %f27, %f26 #;| arg1 = 27, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BB | 0x10000001101011101100011010111011 | fcmpes %f27, %f27 #;| arg1 = 27, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BC | 0x10000001101011101100011010111100 | fcmpes %f27, %f28 #;| arg1 = 27, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BD | 0x10000001101011101100011010111101 | fcmpes %f27, %f29 #;| arg1 = 27, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BE | 0x10000001101011101100011010111110 | fcmpes %f27, %f30 #;| arg1 = 27, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AEC6BF | 0x10000001101011101100011010111111 | fcmpes %f27, %f31 #;| arg1 = 27, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A0 | 0x10000001101011110000011010100000 | fcmpes %f28, %f0 #;| arg1 = 28, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A1 | 0x10000001101011110000011010100001 | fcmpes %f28, %f1 #;| arg1 = 28, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A2 | 0x10000001101011110000011010100010 | fcmpes %f28, %f2 #;| arg1 = 28, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A3 | 0x10000001101011110000011010100011 | fcmpes %f28, %f3 #;| arg1 = 28, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A4 | 0x10000001101011110000011010100100 | fcmpes %f28, %f4 #;| arg1 = 28, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A5 | 0x10000001101011110000011010100101 | fcmpes %f28, %f5 #;| arg1 = 28, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A6 | 0x10000001101011110000011010100110 | fcmpes %f28, %f6 #;| arg1 = 28, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A7 | 0x10000001101011110000011010100111 | fcmpes %f28, %f7 #;| arg1 = 28, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A8 | 0x10000001101011110000011010101000 | fcmpes %f28, %f8 #;| arg1 = 28, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06A9 | 0x10000001101011110000011010101001 | fcmpes %f28, %f9 #;| arg1 = 28, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AA | 0x10000001101011110000011010101010 | fcmpes %f28, %f10 #;| arg1 = 28, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AB | 0x10000001101011110000011010101011 | fcmpes %f28, %f11 #;| arg1 = 28, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AC | 0x10000001101011110000011010101100 | fcmpes %f28, %f12 #;| arg1 = 28, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AD | 0x10000001101011110000011010101101 | fcmpes %f28, %f13 #;| arg1 = 28, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AE | 0x10000001101011110000011010101110 | fcmpes %f28, %f14 #;| arg1 = 28, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06AF | 0x10000001101011110000011010101111 | fcmpes %f28, %f15 #;| arg1 = 28, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B0 | 0x10000001101011110000011010110000 | fcmpes %f28, %f16 #;| arg1 = 28, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B1 | 0x10000001101011110000011010110001 | fcmpes %f28, %f17 #;| arg1 = 28, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B2 | 0x10000001101011110000011010110010 | fcmpes %f28, %f18 #;| arg1 = 28, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B3 | 0x10000001101011110000011010110011 | fcmpes %f28, %f19 #;| arg1 = 28, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B4 | 0x10000001101011110000011010110100 | fcmpes %f28, %f20 #;| arg1 = 28, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B5 | 0x10000001101011110000011010110101 | fcmpes %f28, %f21 #;| arg1 = 28, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B6 | 0x10000001101011110000011010110110 | fcmpes %f28, %f22 #;| arg1 = 28, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B7 | 0x10000001101011110000011010110111 | fcmpes %f28, %f23 #;| arg1 = 28, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B8 | 0x10000001101011110000011010111000 | fcmpes %f28, %f24 #;| arg1 = 28, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06B9 | 0x10000001101011110000011010111001 | fcmpes %f28, %f25 #;| arg1 = 28, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BA | 0x10000001101011110000011010111010 | fcmpes %f28, %f26 #;| arg1 = 28, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BB | 0x10000001101011110000011010111011 | fcmpes %f28, %f27 #;| arg1 = 28, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BC | 0x10000001101011110000011010111100 | fcmpes %f28, %f28 #;| arg1 = 28, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BD | 0x10000001101011110000011010111101 | fcmpes %f28, %f29 #;| arg1 = 28, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BE | 0x10000001101011110000011010111110 | fcmpes %f28, %f30 #;| arg1 = 28, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF06BF | 0x10000001101011110000011010111111 | fcmpes %f28, %f31 #;| arg1 = 28, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A0 | 0x10000001101011110100011010100000 | fcmpes %f29, %f0 #;| arg1 = 29, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A1 | 0x10000001101011110100011010100001 | fcmpes %f29, %f1 #;| arg1 = 29, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A2 | 0x10000001101011110100011010100010 | fcmpes %f29, %f2 #;| arg1 = 29, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A3 | 0x10000001101011110100011010100011 | fcmpes %f29, %f3 #;| arg1 = 29, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A4 | 0x10000001101011110100011010100100 | fcmpes %f29, %f4 #;| arg1 = 29, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A5 | 0x10000001101011110100011010100101 | fcmpes %f29, %f5 #;| arg1 = 29, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A6 | 0x10000001101011110100011010100110 | fcmpes %f29, %f6 #;| arg1 = 29, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A7 | 0x10000001101011110100011010100111 | fcmpes %f29, %f7 #;| arg1 = 29, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A8 | 0x10000001101011110100011010101000 | fcmpes %f29, %f8 #;| arg1 = 29, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46A9 | 0x10000001101011110100011010101001 | fcmpes %f29, %f9 #;| arg1 = 29, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AA | 0x10000001101011110100011010101010 | fcmpes %f29, %f10 #;| arg1 = 29, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AB | 0x10000001101011110100011010101011 | fcmpes %f29, %f11 #;| arg1 = 29, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AC | 0x10000001101011110100011010101100 | fcmpes %f29, %f12 #;| arg1 = 29, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AD | 0x10000001101011110100011010101101 | fcmpes %f29, %f13 #;| arg1 = 29, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AE | 0x10000001101011110100011010101110 | fcmpes %f29, %f14 #;| arg1 = 29, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46AF | 0x10000001101011110100011010101111 | fcmpes %f29, %f15 #;| arg1 = 29, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B0 | 0x10000001101011110100011010110000 | fcmpes %f29, %f16 #;| arg1 = 29, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B1 | 0x10000001101011110100011010110001 | fcmpes %f29, %f17 #;| arg1 = 29, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B2 | 0x10000001101011110100011010110010 | fcmpes %f29, %f18 #;| arg1 = 29, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B3 | 0x10000001101011110100011010110011 | fcmpes %f29, %f19 #;| arg1 = 29, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B4 | 0x10000001101011110100011010110100 | fcmpes %f29, %f20 #;| arg1 = 29, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B5 | 0x10000001101011110100011010110101 | fcmpes %f29, %f21 #;| arg1 = 29, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B6 | 0x10000001101011110100011010110110 | fcmpes %f29, %f22 #;| arg1 = 29, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B7 | 0x10000001101011110100011010110111 | fcmpes %f29, %f23 #;| arg1 = 29, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B8 | 0x10000001101011110100011010111000 | fcmpes %f29, %f24 #;| arg1 = 29, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46B9 | 0x10000001101011110100011010111001 | fcmpes %f29, %f25 #;| arg1 = 29, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BA | 0x10000001101011110100011010111010 | fcmpes %f29, %f26 #;| arg1 = 29, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BB | 0x10000001101011110100011010111011 | fcmpes %f29, %f27 #;| arg1 = 29, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BC | 0x10000001101011110100011010111100 | fcmpes %f29, %f28 #;| arg1 = 29, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BD | 0x10000001101011110100011010111101 | fcmpes %f29, %f29 #;| arg1 = 29, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BE | 0x10000001101011110100011010111110 | fcmpes %f29, %f30 #;| arg1 = 29, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF46BF | 0x10000001101011110100011010111111 | fcmpes %f29, %f31 #;| arg1 = 29, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A0 | 0x10000001101011111000011010100000 | fcmpes %f30, %f0 #;| arg1 = 30, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A1 | 0x10000001101011111000011010100001 | fcmpes %f30, %f1 #;| arg1 = 30, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A2 | 0x10000001101011111000011010100010 | fcmpes %f30, %f2 #;| arg1 = 30, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A3 | 0x10000001101011111000011010100011 | fcmpes %f30, %f3 #;| arg1 = 30, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A4 | 0x10000001101011111000011010100100 | fcmpes %f30, %f4 #;| arg1 = 30, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A5 | 0x10000001101011111000011010100101 | fcmpes %f30, %f5 #;| arg1 = 30, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A6 | 0x10000001101011111000011010100110 | fcmpes %f30, %f6 #;| arg1 = 30, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A7 | 0x10000001101011111000011010100111 | fcmpes %f30, %f7 #;| arg1 = 30, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A8 | 0x10000001101011111000011010101000 | fcmpes %f30, %f8 #;| arg1 = 30, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86A9 | 0x10000001101011111000011010101001 | fcmpes %f30, %f9 #;| arg1 = 30, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AA | 0x10000001101011111000011010101010 | fcmpes %f30, %f10 #;| arg1 = 30, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AB | 0x10000001101011111000011010101011 | fcmpes %f30, %f11 #;| arg1 = 30, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AC | 0x10000001101011111000011010101100 | fcmpes %f30, %f12 #;| arg1 = 30, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AD | 0x10000001101011111000011010101101 | fcmpes %f30, %f13 #;| arg1 = 30, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AE | 0x10000001101011111000011010101110 | fcmpes %f30, %f14 #;| arg1 = 30, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86AF | 0x10000001101011111000011010101111 | fcmpes %f30, %f15 #;| arg1 = 30, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B0 | 0x10000001101011111000011010110000 | fcmpes %f30, %f16 #;| arg1 = 30, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B1 | 0x10000001101011111000011010110001 | fcmpes %f30, %f17 #;| arg1 = 30, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B2 | 0x10000001101011111000011010110010 | fcmpes %f30, %f18 #;| arg1 = 30, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B3 | 0x10000001101011111000011010110011 | fcmpes %f30, %f19 #;| arg1 = 30, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B4 | 0x10000001101011111000011010110100 | fcmpes %f30, %f20 #;| arg1 = 30, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B5 | 0x10000001101011111000011010110101 | fcmpes %f30, %f21 #;| arg1 = 30, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B6 | 0x10000001101011111000011010110110 | fcmpes %f30, %f22 #;| arg1 = 30, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B7 | 0x10000001101011111000011010110111 | fcmpes %f30, %f23 #;| arg1 = 30, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B8 | 0x10000001101011111000011010111000 | fcmpes %f30, %f24 #;| arg1 = 30, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86B9 | 0x10000001101011111000011010111001 | fcmpes %f30, %f25 #;| arg1 = 30, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BA | 0x10000001101011111000011010111010 | fcmpes %f30, %f26 #;| arg1 = 30, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BB | 0x10000001101011111000011010111011 | fcmpes %f30, %f27 #;| arg1 = 30, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BC | 0x10000001101011111000011010111100 | fcmpes %f30, %f28 #;| arg1 = 30, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BD | 0x10000001101011111000011010111101 | fcmpes %f30, %f29 #;| arg1 = 30, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BE | 0x10000001101011111000011010111110 | fcmpes %f30, %f30 #;| arg1 = 30, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AF86BF | 0x10000001101011111000011010111111 | fcmpes %f30, %f31 #;| arg1 = 30, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A0 | 0x10000001101011111100011010100000 | fcmpes %f31, %f0 #;| arg1 = 31, arg2 = 0 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A1 | 0x10000001101011111100011010100001 | fcmpes %f31, %f1 #;| arg1 = 31, arg2 = 1 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A2 | 0x10000001101011111100011010100010 | fcmpes %f31, %f2 #;| arg1 = 31, arg2 = 2 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A3 | 0x10000001101011111100011010100011 | fcmpes %f31, %f3 #;| arg1 = 31, arg2 = 3 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A4 | 0x10000001101011111100011010100100 | fcmpes %f31, %f4 #;| arg1 = 31, arg2 = 4 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A5 | 0x10000001101011111100011010100101 | fcmpes %f31, %f5 #;| arg1 = 31, arg2 = 5 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A6 | 0x10000001101011111100011010100110 | fcmpes %f31, %f6 #;| arg1 = 31, arg2 = 6 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A7 | 0x10000001101011111100011010100111 | fcmpes %f31, %f7 #;| arg1 = 31, arg2 = 7 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A8 | 0x10000001101011111100011010101000 | fcmpes %f31, %f8 #;| arg1 = 31, arg2 = 8 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6A9 | 0x10000001101011111100011010101001 | fcmpes %f31, %f9 #;| arg1 = 31, arg2 = 9 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AA | 0x10000001101011111100011010101010 | fcmpes %f31, %f10 #;| arg1 = 31, arg2 = 10 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AB | 0x10000001101011111100011010101011 | fcmpes %f31, %f11 #;| arg1 = 31, arg2 = 11 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AC | 0x10000001101011111100011010101100 | fcmpes %f31, %f12 #;| arg1 = 31, arg2 = 12 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AD | 0x10000001101011111100011010101101 | fcmpes %f31, %f13 #;| arg1 = 31, arg2 = 13 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AE | 0x10000001101011111100011010101110 | fcmpes %f31, %f14 #;| arg1 = 31, arg2 = 14 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6AF | 0x10000001101011111100011010101111 | fcmpes %f31, %f15 #;| arg1 = 31, arg2 = 15 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B0 | 0x10000001101011111100011010110000 | fcmpes %f31, %f16 #;| arg1 = 31, arg2 = 16 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B1 | 0x10000001101011111100011010110001 | fcmpes %f31, %f17 #;| arg1 = 31, arg2 = 17 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B2 | 0x10000001101011111100011010110010 | fcmpes %f31, %f18 #;| arg1 = 31, arg2 = 18 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B3 | 0x10000001101011111100011010110011 | fcmpes %f31, %f19 #;| arg1 = 31, arg2 = 19 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B4 | 0x10000001101011111100011010110100 | fcmpes %f31, %f20 #;| arg1 = 31, arg2 = 20 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B5 | 0x10000001101011111100011010110101 | fcmpes %f31, %f21 #;| arg1 = 31, arg2 = 21 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B6 | 0x10000001101011111100011010110110 | fcmpes %f31, %f22 #;| arg1 = 31, arg2 = 22 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B7 | 0x10000001101011111100011010110111 | fcmpes %f31, %f23 #;| arg1 = 31, arg2 = 23 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B8 | 0x10000001101011111100011010111000 | fcmpes %f31, %f24 #;| arg1 = 31, arg2 = 24 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6B9 | 0x10000001101011111100011010111001 | fcmpes %f31, %f25 #;| arg1 = 31, arg2 = 25 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BA | 0x10000001101011111100011010111010 | fcmpes %f31, %f26 #;| arg1 = 31, arg2 = 26 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BB | 0x10000001101011111100011010111011 | fcmpes %f31, %f27 #;| arg1 = 31, arg2 = 27 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BC | 0x10000001101011111100011010111100 | fcmpes %f31, %f28 #;| arg1 = 31, arg2 = 28 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BD | 0x10000001101011111100011010111101 | fcmpes %f31, %f29 #;| arg1 = 31, arg2 = 29 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BE | 0x10000001101011111100011010111110 | fcmpes %f31, %f30 #;| arg1 = 31, arg2 = 30 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
0x81AFC6BF | 0x10000001101011111100011010111111 | fcmpes %f31, %f31 #;| arg1 = 31, arg2 = 31 #;| # FCMPEs rs1=fprs1, rs2=fprs2 #;| Compare Single and Exception if Unordered  #;| op3 = 110101, opf = 1010101 #;| See Section B33 on page 140 of the Sparc V8 manual.
