{
    "time": 135.2806100845337,
    "sat": "True",
    "synth_result": "(define (gen_impl arg1 arg2)\n\n   (choose\n\n    (apply\n\n     concat\n\n     (list\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 32))\n\n        (vector-load arg1 64 0 4 8)\n\n        (strided-gather arg2 192 0 6 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 48))\n\n        (strided-gather arg2 192 1 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 96))\n\n        (strided-gather arg2 192 2 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 32))\n\n        (strided-gather arg2 192 3 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 48))\n\n        (strided-gather arg2 192 4 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 48))\n\n        (vector-load arg1 64 0 4 8)\n\n        (strided-gather arg2 192 5 6 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 32))\n\n        arg1\n\n        (strided-gather arg2 192 0 6 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 32))\n\n        (vector-load arg1 64 4 4 8)\n\n        (strided-gather arg2 192 1 6 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 48))\n\n        (strided-gather arg2 192 2 6 4 8)\n\n        arg1\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 48))\n\n        (strided-gather arg2 192 3 6 4 8)\n\n        arg1\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 128))\n\n        (strided-gather arg2 192 4 6 4 8)\n\n        (vector-load arg1 64 4 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)\n\n      (dsl_inst_1\n\n       (vector-mac\n\n        (bv 0 (bitvector 32))\n\n        (vector-load arg1 64 4 4 8)\n\n        (strided-gather arg2 192 5 6 4 8)\n\n        4\n\n        8)\n\n       4\n\n       8)))))\n",
    "num_iterations": 3
}