{
    "design__instance__count": 478,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.00010848825331777334,
    "power__switching__total": 4.3984910007566214e-05,
    "power__leakage__total": 3.1883118367659335e-09,
    "power__total": 0.00015247635019477457,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.012389,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.012389,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.311165,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 13.432832,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 18,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.020545,
    "clock__skew__worst_setup": 0.020545,
    "timing__hold__ws": 0.111644,
    "timing__setup__ws": 10.799088,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 157.32 111.52",
    "design__core__bbox": "2.76 2.72 154.56 108.8",
    "design__io": 45,
    "design__die__area": 17544.3,
    "design__core__area": 16102.9,
    "design__instance__area": 2252.16,
    "design__instance__count__stdcell": 478,
    "design__instance__area__stdcell": 2252.16,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.13986,
    "design__instance__utilization__stdcell": 0.13986,
    "floorplan__design__io": 43,
    "design__io__hpwl": 1669796,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 3421.77,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna__count": 0,
    "route__net": 272,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 228,
    "route__wirelength__iter:1": 4007,
    "route__drc_errors__iter:2": 114,
    "route__wirelength__iter:2": 3817,
    "route__drc_errors__iter:3": 46,
    "route__wirelength__iter:3": 3794,
    "route__drc_errors__iter:4": 17,
    "route__wirelength__iter:4": 3780,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 3779,
    "route__drc_errors": 0,
    "route__wirelength": 3779,
    "route__vias": 1563,
    "route__vias__singlecut": 1563,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 177.575,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.017787,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.017787,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.850465,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 10.812679,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.009834,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.009834,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.113881,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.364467,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.011091,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.011091,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.308118,
    "timing__setup__ws__corner:min_tt_025C_1v80": 13.442914,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.01664,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.01664,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.845605,
    "timing__setup__ws__corner:min_ss_100C_1v60": 10.834352,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.008673,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.008673,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.111644,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 14.371338,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.015008,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.015008,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.315325,
    "timing__setup__ws__corner:max_tt_025C_1v80": 13.425514,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.020545,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.020545,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.858096,
    "timing__setup__ws__corner:max_ss_100C_1v60": 10.799088,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.012224,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.012224,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.116944,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 14.360179,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7999,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 3.50747e-06,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000104672,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.51e-06,
    "ir__drop__worst": 0.000105,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}