
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085b4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006efb4  080087b8  080087b8  000097b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807776c  0807776c  000791f4  2**0
                  CONTENTS
  4 .ARM          00000008  0807776c  0807776c  0007876c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08077774  08077774  000791f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08077774  08077774  00078774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08077778  08077778  00078778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0807777c  00079000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  200001f4  08077970  000791f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  08077970  0007960c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000791f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001802a  00000000  00000000  00079222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d73  00000000  00000000  0009124c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  00094fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fdf  00000000  00000000  00096480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bdd2  00000000  00000000  0009745f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd56  00000000  00000000  000c3231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001068c3  00000000  00000000  000dff87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e684a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063a0  00000000  00000000  001e6890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001ecc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800879c 	.word	0x0800879c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0800879c 	.word	0x0800879c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000622:	463b      	mov	r3, r7
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800062e:	4b21      	ldr	r3, [pc, #132]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000630:	4a21      	ldr	r2, [pc, #132]	@ (80006b8 <MX_ADC1_Init+0x9c>)
 8000632:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000636:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800063a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063c:	4b1d      	ldr	r3, [pc, #116]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000642:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000648:	4b1a      	ldr	r3, [pc, #104]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800064a:	2201      	movs	r2, #1
 800064c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064e:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000650:	2200      	movs	r2, #0
 8000652:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000656:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000658:	2200      	movs	r2, #0
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800065c:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800065e:	4a17      	ldr	r2, [pc, #92]	@ (80006bc <MX_ADC1_Init+0xa0>)
 8000660:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000662:	4b14      	ldr	r3, [pc, #80]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000664:	2200      	movs	r2, #0
 8000666:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000668:	4b12      	ldr	r3, [pc, #72]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800066a:	2201      	movs	r2, #1
 800066c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800066e:	4b11      	ldr	r3, [pc, #68]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000670:	2201      	movs	r2, #1
 8000672:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000676:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000678:	2200      	movs	r2, #0
 800067a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800067c:	480d      	ldr	r0, [pc, #52]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800067e:	f001 fba5 	bl	8001dcc <HAL_ADC_Init>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000688:	f000 fb70 	bl	8000d6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800068c:	2300      	movs	r3, #0
 800068e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000690:	2301      	movs	r3, #1
 8000692:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000694:	2307      	movs	r3, #7
 8000696:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000698:	463b      	mov	r3, r7
 800069a:	4619      	mov	r1, r3
 800069c:	4805      	ldr	r0, [pc, #20]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800069e:	f001 fca7 	bl	8001ff0 <HAL_ADC_ConfigChannel>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006a8:	f000 fb60 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000210 	.word	0x20000210
 80006b8:	40012000 	.word	0x40012000
 80006bc:	0f000001 	.word	0x0f000001

080006c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	@ 0x28
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a2d      	ldr	r2, [pc, #180]	@ (8000794 <HAL_ADC_MspInit+0xd4>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d153      	bne.n	800078a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80006ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a26      	ldr	r2, [pc, #152]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b24      	ldr	r3, [pc, #144]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000712:	2301      	movs	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000716:	2303      	movs	r3, #3
 8000718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	481d      	ldr	r0, [pc, #116]	@ (800079c <HAL_ADC_MspInit+0xdc>)
 8000726:	f002 fab3 	bl	8002c90 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <HAL_ADC_MspInit+0xe4>)
 800072e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000736:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000742:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000744:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000748:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800074c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000750:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000752:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000754:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000758:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800075c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000760:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000762:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000768:	4b0d      	ldr	r3, [pc, #52]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800076a:	2200      	movs	r2, #0
 800076c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800076e:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000770:	f001 ffa4 	bl	80026bc <HAL_DMA_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800077a:	f000 faf7 	bl	8000d6c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4a07      	ldr	r2, [pc, #28]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000782:	639a      	str	r2, [r3, #56]	@ 0x38
 8000784:	4a06      	ldr	r2, [pc, #24]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	@ 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40012000 	.word	0x40012000
 8000798:	40023800 	.word	0x40023800
 800079c:	40020000 	.word	0x40020000
 80007a0:	20000258 	.word	0x20000258
 80007a4:	40026410 	.word	0x40026410

080007a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007ae:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a0b      	ldr	r2, [pc, #44]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2100      	movs	r1, #0
 80007ca:	2038      	movs	r0, #56	@ 0x38
 80007cc:	f001 ff3f 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007d0:	2038      	movs	r0, #56	@ 0x38
 80007d2:	f001 ff58 	bl	8002686 <HAL_NVIC_EnableIRQ>

}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800

080007e4 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08e      	sub	sp, #56	@ 0x38
 80007e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007fa:	4bb1      	ldr	r3, [pc, #708]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4ab0      	ldr	r2, [pc, #704]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4bae      	ldr	r3, [pc, #696]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	623b      	str	r3, [r7, #32]
 8000810:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4bab      	ldr	r3, [pc, #684]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4aaa      	ldr	r2, [pc, #680]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4ba8      	ldr	r3, [pc, #672]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	61fb      	str	r3, [r7, #28]
 8000828:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082a:	4ba5      	ldr	r3, [pc, #660]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4aa4      	ldr	r2, [pc, #656]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4ba2      	ldr	r3, [pc, #648]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0320 	and.w	r3, r3, #32
 800083e:	61bb      	str	r3, [r7, #24]
 8000840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b9f      	ldr	r3, [pc, #636]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a9e      	ldr	r2, [pc, #632]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b9c      	ldr	r3, [pc, #624]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000856:	617b      	str	r3, [r7, #20]
 8000858:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b99      	ldr	r3, [pc, #612]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a98      	ldr	r2, [pc, #608]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b96      	ldr	r3, [pc, #600]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b93      	ldr	r3, [pc, #588]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a92      	ldr	r2, [pc, #584]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b90      	ldr	r3, [pc, #576]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088a:	4b8d      	ldr	r3, [pc, #564]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a8c      	ldr	r2, [pc, #560]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000890:	f043 0308 	orr.w	r3, r3, #8
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b8a      	ldr	r3, [pc, #552]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0308 	and.w	r3, r3, #8
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	4b87      	ldr	r3, [pc, #540]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a86      	ldr	r2, [pc, #536]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b84      	ldr	r3, [pc, #528]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2168      	movs	r1, #104	@ 0x68
 80008be:	4881      	ldr	r0, [pc, #516]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 80008c0:	f002 fb92 	bl	8002fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80008ca:	487f      	ldr	r0, [pc, #508]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 80008cc:	f002 fb8c 	bl	8002fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2140      	movs	r1, #64	@ 0x40
 80008d4:	487d      	ldr	r0, [pc, #500]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 80008d6:	f002 fb87 	bl	8002fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80008e0:	487b      	ldr	r0, [pc, #492]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 80008e2:	f002 fb81 	bl	8002fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_IRQ_Pin T_MISO_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80008e6:	2314      	movs	r3, #20
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f6:	4619      	mov	r1, r3
 80008f8:	4872      	ldr	r0, [pc, #456]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 80008fa:	f002 f9c9 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_MOSI_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 80008fe:	2368      	movs	r3, #104	@ 0x68
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800090e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000912:	4619      	mov	r1, r3
 8000914:	486b      	ldr	r0, [pc, #428]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 8000916:	f002 f9bb 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Blue_Button_Pin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 800091a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800091e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800092c:	4619      	mov	r1, r3
 800092e:	4868      	ldr	r0, [pc, #416]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000930:	f002 f9ae 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8000934:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8000938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800093a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800093e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000948:	4619      	mov	r1, r3
 800094a:	4862      	ldr	r0, [pc, #392]	@ (8000ad4 <MX_GPIO_Init+0x2f0>)
 800094c:	f002 f9a0 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000950:	2301      	movs	r3, #1
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000954:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800095e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000962:	4619      	mov	r1, r3
 8000964:	485a      	ldr	r0, [pc, #360]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000966:	f002 f993 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800096a:	2332      	movs	r3, #50	@ 0x32
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800097a:	230b      	movs	r3, #11
 800097c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000982:	4619      	mov	r1, r3
 8000984:	4852      	ldr	r0, [pc, #328]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000986:	f002 f983 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800098a:	2386      	movs	r3, #134	@ 0x86
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000996:	2303      	movs	r3, #3
 8000998:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800099a:	230b      	movs	r3, #11
 800099c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a2:	4619      	mov	r1, r3
 80009a4:	484c      	ldr	r0, [pc, #304]	@ (8000ad8 <MX_GPIO_Init+0x2f4>)
 80009a6:	f002 f973 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80009aa:	2308      	movs	r3, #8
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009bc:	4619      	mov	r1, r3
 80009be:	4846      	ldr	r0, [pc, #280]	@ (8000ad8 <MX_GPIO_Init+0x2f4>)
 80009c0:	f002 f966 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80009c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009d6:	230b      	movs	r3, #11
 80009d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009de:	4619      	mov	r1, r3
 80009e0:	4839      	ldr	r0, [pc, #228]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 80009e2:	f002 f955 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80009e6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009fc:	4619      	mov	r1, r3
 80009fe:	4832      	ldr	r0, [pc, #200]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 8000a00:	f002 f946 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a04:	2340      	movs	r3, #64	@ 0x40
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a18:	4619      	mov	r1, r3
 8000a1a:	482c      	ldr	r0, [pc, #176]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a1c:	f002 f938 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a24:	2300      	movs	r3, #0
 8000a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a30:	4619      	mov	r1, r3
 8000a32:	4826      	ldr	r0, [pc, #152]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a34:	f002 f92c 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RST_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000a38:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a46:	2303      	movs	r3, #3
 8000a48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4e:	4619      	mov	r1, r3
 8000a50:	481f      	ldr	r0, [pc, #124]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000a52:	f002 f91d 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000a56:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a64:	2303      	movs	r3, #3
 8000a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a68:	230b      	movs	r3, #11
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a70:	4619      	mov	r1, r3
 8000a72:	4816      	ldr	r0, [pc, #88]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a74:	f002 f90c 	bl	8002c90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	2006      	movs	r0, #6
 8000a7e:	f001 fde6 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a82:	2006      	movs	r0, #6
 8000a84:	f001 fdff 	bl	8002686 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2102      	movs	r1, #2
 8000a8c:	2009      	movs	r0, #9
 8000a8e:	f001 fdde 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000a92:	2009      	movs	r0, #9
 8000a94:	f001 fdf7 	bl	8002686 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2103      	movs	r1, #3
 8000a9c:	2017      	movs	r0, #23
 8000a9e:	f001 fdd6 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000aa2:	2017      	movs	r0, #23
 8000aa4:	f001 fdef 	bl	8002686 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2104      	movs	r1, #4
 8000aac:	2028      	movs	r0, #40	@ 0x28
 8000aae:	f001 fdce 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ab2:	2028      	movs	r0, #40	@ 0x28
 8000ab4:	f001 fde7 	bl	8002686 <HAL_NVIC_EnableIRQ>

}
 8000ab8:	bf00      	nop
 8000aba:	3738      	adds	r7, #56	@ 0x38
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	40020400 	.word	0x40020400
 8000acc:	40021800 	.word	0x40021800
 8000ad0:	40020800 	.word	0x40020800
 8000ad4:	40021400 	.word	0x40021400
 8000ad8:	40020000 	.word	0x40020000

08000adc <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ae0:	f3bf 8f4f 	dsb	sy
}
 8000ae4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ae6:	f3bf 8f6f 	isb	sy
}
 8000aea:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000aec:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000af4:	f3bf 8f4f 	dsb	sy
}
 8000af8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000afa:	f3bf 8f6f 	isb	sy
}
 8000afe:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	4a07      	ldr	r2, [pc, #28]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b0a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b0c:	f3bf 8f4f 	dsb	sy
}
 8000b10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b12:	f3bf 8f6f 	isb	sy
}
 8000b16:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000b36:	f3bf 8f4f 	dsb	sy
}
 8000b3a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b42:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	0b5b      	lsrs	r3, r3, #13
 8000b48:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000b4c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	08db      	lsrs	r3, r3, #3
 8000b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b56:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	015a      	lsls	r2, r3, #5
 8000b5c:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000b60:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b62:	68ba      	ldr	r2, [r7, #8]
 8000b64:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b66:	4911      	ldr	r1, [pc, #68]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1e5a      	subs	r2, r3, #1
 8000b72:	60ba      	str	r2, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d1ef      	bne.n	8000b58 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	1e5a      	subs	r2, r3, #1
 8000b7c:	60fa      	str	r2, [r7, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d1e5      	bne.n	8000b4e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b82:	f3bf 8f4f 	dsb	sy
}
 8000b86:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b8a:	695b      	ldr	r3, [r3, #20]
 8000b8c:	4a07      	ldr	r2, [pc, #28]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b92:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b94:	f3bf 8f4f 	dsb	sy
}
 8000b98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b9a:	f3bf 8f6f 	isb	sy
}
 8000b9e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <printValue>:
        HAL_UART_Transmit(&huart3, (uint8_t *)msg, n, HAL_MAX_DELAY);
    }
}

void printValue(float value)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08e      	sub	sp, #56	@ 0x38
 8000bb4:	af02      	add	r7, sp, #8
 8000bb6:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[32];
    int n = snprintf(msg, sizeof(msg), "Value: %.2f\r\n", value);
 8000bba:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bbe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	ed8d 7b00 	vstr	d7, [sp]
 8000bca:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf8 <printValue+0x48>)
 8000bcc:	2120      	movs	r1, #32
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f005 fd0e 	bl	80065f0 <sniprintf>
 8000bd4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (n > 0)
 8000bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	dd08      	ble.n	8000bee <printValue+0x3e>
    {
        HAL_UART_Transmit(&huart3, (uint8_t *)msg, n, HAL_MAX_DELAY);
 8000bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	f107 010c 	add.w	r1, r7, #12
 8000be4:	f04f 33ff 	mov.w	r3, #4294967295
 8000be8:	4804      	ldr	r0, [pc, #16]	@ (8000bfc <printValue+0x4c>)
 8000bea:	f004 faff 	bl	80051ec <HAL_UART_Transmit>
    }
}
 8000bee:	bf00      	nop
 8000bf0:	3730      	adds	r7, #48	@ 0x30
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	080087e4 	.word	0x080087e4
 8000bfc:	20000434 	.word	0x20000434

08000c00 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* Enable the CPU Cache */

    /* Enable I-Cache---------------------------------------------------------*/
    SCB_EnableICache();
 8000c04:	f7ff ff6a 	bl	8000adc <SCB_EnableICache>

    /* Enable D-Cache---------------------------------------------------------*/
    SCB_EnableDCache();
 8000c08:	f7ff ff8e 	bl	8000b28 <SCB_EnableDCache>

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000c0c:	f001 f854 	bl	8001cb8 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000c10:	f000 f83c 	bl	8000c8c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000c14:	f7ff fde6 	bl	80007e4 <MX_GPIO_Init>
    MX_DMA_Init();
 8000c18:	f7ff fdc6 	bl	80007a8 <MX_DMA_Init>
    MX_USART3_UART_Init();
 8000c1c:	f000 fc92 	bl	8001544 <MX_USART3_UART_Init>
    MX_SPI5_Init();
 8000c20:	f000 f964 	bl	8000eec <MX_SPI5_Init>
    MX_TIM1_Init();
 8000c24:	f000 fb98 	bl	8001358 <MX_TIM1_Init>
    MX_RNG_Init();
 8000c28:	f000 f918 	bl	8000e5c <MX_RNG_Init>
    MX_ADC1_Init();
 8000c2c:	f7ff fcf6 	bl	800061c <MX_ADC1_Init>
    Moodeng_Init(&moodeng);
 8000c30:	4813      	ldr	r0, [pc, #76]	@ (8000c80 <main+0x80>)
 8000c32:	f000 f89f 	bl	8000d74 <Moodeng_Init>
    /* USER CODE BEGIN 2 */

    ILI9341_Init(); // initial driver setup to drive ili9341
 8000c36:	f000 fe6d 	bl	8001914 <ILI9341_Init>
    ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f000 fe0c 	bl	8001858 <ILI9341_Set_Rotation>
    ILI9341_Fill_Screen(DARKGREY);
 8000c40:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8000c44:	f001 f812 	bl	8001c6c <ILI9341_Fill_Screen>
    //  Display_Screen();

    UIManager_Init(&ui);
 8000c48:	480e      	ldr	r0, [pc, #56]	@ (8000c84 <main+0x84>)
 8000c4a:	f000 fbf9 	bl	8001440 <UIManager_Init>
    ui.menuState = MENU_MAIN;     // confirmed state
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <main+0x84>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
    ui.selectedState = MENU_MAIN; // highlighted state
 8000c54:	4b0b      	ldr	r3, [pc, #44]	@ (8000c84 <main+0x84>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	705a      	strb	r2, [r3, #1]

    HAL_ADC_Start(&hadc1);
 8000c5a:	480b      	ldr	r0, [pc, #44]	@ (8000c88 <main+0x88>)
 8000c5c:	f001 f8fa 	bl	8001e54 <HAL_ADC_Start>
        //      shouldClearScreen = false;
        //      Display_Screen();
        //    }


        printValue(moodeng.nextDecayHappy);
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <main+0x80>)
 8000c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c64:	ee07 3a90 	vmov	s15, r3
 8000c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8000c70:	f7ff ff9e 	bl	8000bb0 <printValue>
        HAL_Delay(100);
 8000c74:	2064      	movs	r0, #100	@ 0x64
 8000c76:	f001 f885 	bl	8001d84 <HAL_Delay>
        printValue(moodeng.nextDecayHappy);
 8000c7a:	bf00      	nop
 8000c7c:	e7f0      	b.n	8000c60 <main+0x60>
 8000c7e:	bf00      	nop
 8000c80:	200002c8 	.word	0x200002c8
 8000c84:	200002bc 	.word	0x200002bc
 8000c88:	20000210 	.word	0x20000210

08000c8c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b094      	sub	sp, #80	@ 0x50
 8000c90:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c92:	f107 031c 	add.w	r3, r7, #28
 8000c96:	2234      	movs	r2, #52	@ 0x34
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f005 fd21 	bl	80066e2 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca0:	f107 0308 	add.w	r3, r7, #8
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]

    /** Configure LSE Drive Capability
     */
    HAL_PWR_EnableBkUpAccess();
 8000cb0:	f002 f9d8 	bl	8003064 <HAL_PWR_EnableBkUpAccess>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d64 <SystemClock_Config+0xd8>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8000d64 <SystemClock_Config+0xd8>)
 8000cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cc0:	4b28      	ldr	r3, [pc, #160]	@ (8000d64 <SystemClock_Config+0xd8>)
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ccc:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <SystemClock_Config+0xdc>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a25      	ldr	r2, [pc, #148]	@ (8000d68 <SystemClock_Config+0xdc>)
 8000cd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cd6:	6013      	str	r3, [r2, #0]
 8000cd8:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <SystemClock_Config+0xdc>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ce0:	603b      	str	r3, [r7, #0]
 8000ce2:	683b      	ldr	r3, [r7, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ce8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000cec:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cf2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 4;
 8000cf8:	2304      	movs	r3, #4
 8000cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 216;
 8000cfc:	23d8      	movs	r3, #216	@ 0xd8
 8000cfe:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d00:	2302      	movs	r3, #2
 8000d02:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 9;
 8000d04:	2309      	movs	r3, #9
 8000d06:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0c:	f107 031c 	add.w	r3, r7, #28
 8000d10:	4618      	mov	r0, r3
 8000d12:	f002 fa07 	bl	8003124 <HAL_RCC_OscConfig>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <SystemClock_Config+0x94>
    {
        Error_Handler();
 8000d1c:	f000 f826 	bl	8000d6c <Error_Handler>
    }

    /** Activate the Over-Drive mode
     */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000d20:	f002 f9b0 	bl	8003084 <HAL_PWREx_EnableOverDrive>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <SystemClock_Config+0xa2>
    {
        Error_Handler();
 8000d2a:	f000 f81f 	bl	8000d6c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000d2e:	230f      	movs	r3, #15
 8000d30:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d32:	2302      	movs	r3, #2
 8000d34:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d3a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d3e:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d44:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000d46:	f107 0308 	add.w	r3, r7, #8
 8000d4a:	2107      	movs	r1, #7
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f002 fc97 	bl	8003680 <HAL_RCC_ClockConfig>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <SystemClock_Config+0xd0>
    {
        Error_Handler();
 8000d58:	f000 f808 	bl	8000d6c <Error_Handler>
    }
}
 8000d5c:	bf00      	nop
 8000d5e:	3750      	adds	r7, #80	@ 0x50
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40023800 	.word	0x40023800
 8000d68:	40007000 	.word	0x40007000

08000d6c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <Error_Handler+0x4>

08000d74 <Moodeng_Init>:
#include "moodeng.h"
#include <stdbool.h>
#include "rng.h"

void Moodeng_Init(Moodeng_t* moodeng) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    moodeng->happy = 2;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2202      	movs	r2, #2
 8000d80:	601a      	str	r2, [r3, #0]
    moodeng->weight = 5;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2205      	movs	r2, #5
 8000d86:	605a      	str	r2, [r3, #4]
    moodeng->hunger = 2;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	609a      	str	r2, [r3, #8]
    moodeng->poopCount = 0;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
    moodeng->poopRate = 0.0f; 
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f04f 0200 	mov.w	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
    moodeng->isSick = false;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	751a      	strb	r2, [r3, #20]
    moodeng->healRate = 0.5f;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8000da8:	619a      	str	r2, [r3, #24]
    moodeng->discipline = 3;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2203      	movs	r2, #3
 8000dae:	61da      	str	r2, [r3, #28]
    moodeng->isTried = false;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2200      	movs	r2, #0
 8000db4:	f883 2020 	strb.w	r2, [r3, #32]
    moodeng->evolution = 0;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    moodeng->isAlive = true;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    moodeng->emotion = NORMAL;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    moodeng->nextDecayHappy = Moodeng_GenerateRandomNumber(moodeng, 60, 90);
 8000dce:	225a      	movs	r2, #90	@ 0x5a
 8000dd0:	213c      	movs	r1, #60	@ 0x3c
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f000 f824 	bl	8000e20 <Moodeng_GenerateRandomNumber>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
    moodeng->nextDecayHunger = Moodeng_GenerateRandomNumber(moodeng, 45, 75);
 8000dde:	224b      	movs	r2, #75	@ 0x4b
 8000de0:	212d      	movs	r1, #45	@ 0x2d
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f000 f81c 	bl	8000e20 <Moodeng_GenerateRandomNumber>
 8000de8:	4602      	mov	r2, r0
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	631a      	str	r2, [r3, #48]	@ 0x30
    moodeng->nextPoopTime = Moodeng_GenerateRandomNumber(moodeng, 10, 30);
 8000dee:	221e      	movs	r2, #30
 8000df0:	210a      	movs	r1, #10
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f000 f814 	bl	8000e20 <Moodeng_GenerateRandomNumber>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	635a      	str	r2, [r3, #52]	@ 0x34
    moodeng->nextSickTime = NULL;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	639a      	str	r2, [r3, #56]	@ 0x38
    moodeng->nextHurtTime = NULL;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2200      	movs	r2, #0
 8000e08:	63da      	str	r2, [r3, #60]	@ 0x3c
    moodeng->nextDirtyTime = NULL;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	641a      	str	r2, [r3, #64]	@ 0x40
    moodeng->nextSleepyTime = 480;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000e16:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <Moodeng_GenerateRandomNumber>:

int Moodeng_GenerateRandomNumber(Moodeng_t* moodeng, int start, int end) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
    uint32_t randomNum;
    HAL_RNG_GenerateRandomNumber(&hrng, &randomNum);
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	4619      	mov	r1, r3
 8000e32:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <Moodeng_GenerateRandomNumber+0x38>)
 8000e34:	f003 fa9c 	bl	8004370 <HAL_RNG_GenerateRandomNumber>
    return start + (randomNum % (end - start + 1));
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	68ba      	ldr	r2, [r7, #8]
 8000e3e:	1a8a      	subs	r2, r1, r2
 8000e40:	3201      	adds	r2, #1
 8000e42:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e46:	fb01 f202 	mul.w	r2, r1, r2
 8000e4a:	1a9a      	subs	r2, r3, r2
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4413      	add	r3, r2
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000310 	.word	0x20000310

08000e5c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <MX_RNG_Init+0x20>)
 8000e62:	4a07      	ldr	r2, [pc, #28]	@ (8000e80 <MX_RNG_Init+0x24>)
 8000e64:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <MX_RNG_Init+0x20>)
 8000e68:	f003 fa58 	bl	800431c <HAL_RNG_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000e72:	f7ff ff7b 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000310 	.word	0x20000310
 8000e80:	50060800 	.word	0x50060800

08000e84 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b0a8      	sub	sp, #160	@ 0xa0
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e8c:	f107 0310 	add.w	r3, r7, #16
 8000e90:	2290      	movs	r2, #144	@ 0x90
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f005 fc24 	bl	80066e2 <memset>
  if(rngHandle->Instance==RNG)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a11      	ldr	r2, [pc, #68]	@ (8000ee4 <HAL_RNG_MspInit+0x60>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d11b      	bne.n	8000edc <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000ea4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000ea8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eb0:	f107 0310 	add.w	r3, r7, #16
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f002 fe09 	bl	8003acc <HAL_RCCEx_PeriphCLKConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8000ec0:	f7ff ff54 	bl	8000d6c <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000ec4:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <HAL_RNG_MspInit+0x64>)
 8000ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ec8:	4a07      	ldr	r2, [pc, #28]	@ (8000ee8 <HAL_RNG_MspInit+0x64>)
 8000eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ece:	6353      	str	r3, [r2, #52]	@ 0x34
 8000ed0:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <HAL_RNG_MspInit+0x64>)
 8000ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000edc:	bf00      	nop
 8000ede:	37a0      	adds	r7, #160	@ 0xa0
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	50060800 	.word	0x50060800
 8000ee8:	40023800 	.word	0x40023800

08000eec <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8000f64 <MX_SPI5_Init+0x78>)
 8000ef4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000ef8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000efc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f04:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f0a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f0c:	4b14      	ldr	r3, [pc, #80]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f12:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000f18:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f1e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f32:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000f38:	4b09      	ldr	r3, [pc, #36]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f3a:	2207      	movs	r2, #7
 8000f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f3e:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000f4a:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <MX_SPI5_Init+0x74>)
 8000f4c:	f003 fa66 	bl	800441c <HAL_SPI_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8000f56:	f7ff ff09 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000320 	.word	0x20000320
 8000f64:	40015000 	.word	0x40015000

08000f68 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	@ 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a17      	ldr	r2, [pc, #92]	@ (8000fe4 <HAL_SPI_MspInit+0x7c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d128      	bne.n	8000fdc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8e:	4a16      	ldr	r2, [pc, #88]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000f90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f96:	4b14      	ldr	r3, [pc, #80]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fa2:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	4a10      	ldr	r2, [pc, #64]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000fa8:	f043 0320 	orr.w	r3, r3, #32
 8000fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <HAL_SPI_MspInit+0x80>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	f003 0320 	and.w	r3, r3, #32
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000fba:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000fcc:	2305      	movs	r3, #5
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4805      	ldr	r0, [pc, #20]	@ (8000fec <HAL_SPI_MspInit+0x84>)
 8000fd8:	f001 fe5a 	bl	8002c90 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000fdc:	bf00      	nop
 8000fde:	3728      	adds	r7, #40	@ 0x28
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40015000 	.word	0x40015000
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40021400 	.word	0x40021400

08000ff0 <SpriteAnimator_Init>:
                         const uint16_t** frames,
                         uint8_t frameCount,
                         uint16_t x, uint16_t y,
                         uint16_t w, uint16_t h,
                         uint32_t frameDelay)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	460b      	mov	r3, r1
 8001000:	71fb      	strb	r3, [r7, #7]
 8001002:	4613      	mov	r3, r2
 8001004:	80bb      	strh	r3, [r7, #4]
    anim->frames = frames;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	601a      	str	r2, [r3, #0]
    anim->frameCount = frameCount;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	79fa      	ldrb	r2, [r7, #7]
 8001010:	711a      	strb	r2, [r3, #4]
    anim->x = x;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	88ba      	ldrh	r2, [r7, #4]
 8001016:	80da      	strh	r2, [r3, #6]
    anim->y = y;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	8b3a      	ldrh	r2, [r7, #24]
 800101c:	811a      	strh	r2, [r3, #8]
    anim->w = w;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	8bba      	ldrh	r2, [r7, #28]
 8001022:	815a      	strh	r2, [r3, #10]
    anim->h = h;
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	8c3a      	ldrh	r2, [r7, #32]
 8001028:	819a      	strh	r2, [r3, #12]
    anim->currentFrame = 0;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2200      	movs	r2, #0
 800102e:	715a      	strb	r2, [r3, #5]
    anim->frameDelay = frameDelay;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001034:	611a      	str	r2, [r3, #16]
    anim->lastFrameTime = 0;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <HAL_MspInit+0x44>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001052:	4a0e      	ldr	r2, [pc, #56]	@ (800108c <HAL_MspInit+0x44>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001058:	6413      	str	r3, [r2, #64]	@ 0x40
 800105a:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <HAL_MspInit+0x44>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001062:	607b      	str	r3, [r7, #4]
 8001064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <HAL_MspInit+0x44>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_MspInit+0x44>)
 800106c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001070:	6453      	str	r3, [r2, #68]	@ 0x44
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_MspInit+0x44>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800

08001090 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 fe56 	bl	8001d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80010a0:	2001      	movs	r0, #1
 80010a2:	f001 ffbb 	bl	800301c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  // YELLOW: Cycle only the highlighted (unconfirmed) menu
  ui.selectedState = (ui.selectedState + 1) % 6;
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <EXTI0_IRQHandler+0x34>)
 80010a8:	785b      	ldrb	r3, [r3, #1]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <EXTI0_IRQHandler+0x38>)
 80010ae:	fb83 3102 	smull	r3, r1, r3, r2
 80010b2:	17d3      	asrs	r3, r2, #31
 80010b4:	1ac9      	subs	r1, r1, r3
 80010b6:	460b      	mov	r3, r1
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	440b      	add	r3, r1
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	1ad1      	subs	r1, r2, r3
 80010c0:	b2ca      	uxtb	r2, r1
 80010c2:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <EXTI0_IRQHandler+0x34>)
 80010c4:	705a      	strb	r2, [r3, #1]
  shouldClearScreen = true;
 80010c6:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <EXTI0_IRQHandler+0x3c>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI0_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	200002bc 	.word	0x200002bc
 80010d4:	2aaaaaab 	.word	0x2aaaaaab
 80010d8:	200002b8 	.word	0x200002b8

080010dc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80010e0:	2008      	movs	r0, #8
 80010e2:	f001 ff9b 	bl	800301c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  // RED: Reset selection and confirmed menu to MAIN
  ui.selectedState = MENU_MAIN;
 80010e6:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <EXTI3_IRQHandler+0x28>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	705a      	strb	r2, [r3, #1]
  ui.menuState = MENU_MAIN;
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <EXTI3_IRQHandler+0x28>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
  UIManager_SetState(&ui, MENU_MAIN);
 80010f2:	2100      	movs	r1, #0
 80010f4:	4803      	ldr	r0, [pc, #12]	@ (8001104 <EXTI3_IRQHandler+0x28>)
 80010f6:	f000 f9f3 	bl	80014e0 <UIManager_SetState>
  shouldClearScreen = true;
 80010fa:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <EXTI3_IRQHandler+0x2c>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	200002bc 	.word	0x200002bc
 8001108:	200002b8 	.word	0x200002b8

0800110c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001110:	2020      	movs	r0, #32
 8001112:	f001 ff83 	bl	800301c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  // BLUE: Confirm selection  set active menu
  ui.menuState = ui.selectedState;
 8001116:	4b07      	ldr	r3, [pc, #28]	@ (8001134 <EXTI9_5_IRQHandler+0x28>)
 8001118:	785a      	ldrb	r2, [r3, #1]
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <EXTI9_5_IRQHandler+0x28>)
 800111c:	701a      	strb	r2, [r3, #0]
  UIManager_SetState(&ui, ui.menuState);
 800111e:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <EXTI9_5_IRQHandler+0x28>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	4619      	mov	r1, r3
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <EXTI9_5_IRQHandler+0x28>)
 8001126:	f000 f9db 	bl	80014e0 <UIManager_SetState>
  shouldClearScreen = true;
 800112a:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <EXTI9_5_IRQHandler+0x2c>)
 800112c:	2201      	movs	r2, #1
 800112e:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200002bc 	.word	0x200002bc
 8001138:	200002b8 	.word	0x200002b8

0800113c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001140:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001144:	f001 ff6a 	bl	800301c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}

0800114c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <DMA2_Stream0_IRQHandler+0x10>)
 8001152:	f001 fb61 	bl	8002818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000258 	.word	0x20000258

08001160 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
	return 1;
 8001164:	2301      	movs	r3, #1
}
 8001166:	4618      	mov	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <_kill>:

int _kill(int pid, int sig)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800117a:	f005 fb05 	bl	8006788 <__errno>
 800117e:	4603      	mov	r3, r0
 8001180:	2216      	movs	r2, #22
 8001182:	601a      	str	r2, [r3, #0]
	return -1;
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <_exit>:

void _exit (int status)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001198:	f04f 31ff 	mov.w	r1, #4294967295
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff ffe7 	bl	8001170 <_kill>
	while (1) {}		/* Make sure we hang here */
 80011a2:	bf00      	nop
 80011a4:	e7fd      	b.n	80011a2 <_exit+0x12>

080011a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	e00a      	b.n	80011ce <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011b8:	f3af 8000 	nop.w
 80011bc:	4601      	mov	r1, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	60ba      	str	r2, [r7, #8]
 80011c4:	b2ca      	uxtb	r2, r1
 80011c6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	3301      	adds	r3, #1
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	697a      	ldr	r2, [r7, #20]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	dbf0      	blt.n	80011b8 <_read+0x12>
	}

return len;
 80011d6:	687b      	ldr	r3, [r7, #4]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	e009      	b.n	8001206 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	1c5a      	adds	r2, r3, #1
 80011f6:	60ba      	str	r2, [r7, #8]
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3301      	adds	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	429a      	cmp	r2, r3
 800120c:	dbf1      	blt.n	80011f2 <_write+0x12>
	}
	return len;
 800120e:	687b      	ldr	r3, [r7, #4]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <_close>:

int _close(int file)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	return -1;
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001224:	4618      	mov	r0, r3
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001240:	605a      	str	r2, [r3, #4]
	return 0;
 8001242:	2300      	movs	r3, #0
}
 8001244:	4618      	mov	r0, r3
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <_isatty>:

int _isatty(int file)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	return 1;
 8001258:	2301      	movs	r3, #1
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001266:	b480      	push	{r7}
 8001268:	b085      	sub	sp, #20
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
	return 0;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001288:	4a14      	ldr	r2, [pc, #80]	@ (80012dc <_sbrk+0x5c>)
 800128a:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <_sbrk+0x60>)
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001294:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <_sbrk+0x64>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d102      	bne.n	80012a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800129c:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <_sbrk+0x64>)
 800129e:	4a12      	ldr	r2, [pc, #72]	@ (80012e8 <_sbrk+0x68>)
 80012a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <_sbrk+0x64>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4413      	add	r3, r2
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d207      	bcs.n	80012c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b0:	f005 fa6a 	bl	8006788 <__errno>
 80012b4:	4603      	mov	r3, r0
 80012b6:	220c      	movs	r2, #12
 80012b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	e009      	b.n	80012d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <_sbrk+0x64>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012c6:	4b07      	ldr	r3, [pc, #28]	@ (80012e4 <_sbrk+0x64>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4413      	add	r3, r2
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <_sbrk+0x64>)
 80012d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012d2:	68fb      	ldr	r3, [r7, #12]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20080000 	.word	0x20080000
 80012e0:	00000400 	.word	0x00000400
 80012e4:	20000384 	.word	0x20000384
 80012e8:	20000610 	.word	0x20000610

080012ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <SystemInit+0x5c>)
 80012f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f6:	4a14      	ldr	r2, [pc, #80]	@ (8001348 <SystemInit+0x5c>)
 80012f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001300:	4b12      	ldr	r3, [pc, #72]	@ (800134c <SystemInit+0x60>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a11      	ldr	r2, [pc, #68]	@ (800134c <SystemInit+0x60>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800130c:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <SystemInit+0x60>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <SystemInit+0x60>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	490d      	ldr	r1, [pc, #52]	@ (800134c <SystemInit+0x60>)
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <SystemInit+0x64>)
 800131a:	4013      	ands	r3, r2
 800131c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <SystemInit+0x60>)
 8001320:	4a0c      	ldr	r2, [pc, #48]	@ (8001354 <SystemInit+0x68>)
 8001322:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <SystemInit+0x60>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a08      	ldr	r2, [pc, #32]	@ (800134c <SystemInit+0x60>)
 800132a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800132e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <SystemInit+0x60>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <SystemInit+0x5c>)
 8001338:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800133c:	609a      	str	r2, [r3, #8]
#endif
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000ed00 	.word	0xe000ed00
 800134c:	40023800 	.word	0x40023800
 8001350:	fef6ffff 	.word	0xfef6ffff
 8001354:	24003010 	.word	0x24003010

08001358 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001376:	4b20      	ldr	r3, [pc, #128]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 8001378:	4a20      	ldr	r2, [pc, #128]	@ (80013fc <MX_TIM1_Init+0xa4>)
 800137a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000-1;
 800137c:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 800137e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001382:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 800138a:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 800138c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001390:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001398:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139e:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013a4:	4814      	ldr	r0, [pc, #80]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 80013a6:	f003 fbe3 	bl	8004b70 <HAL_TIM_Base_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80013b0:	f7ff fcdc 	bl	8000d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	4619      	mov	r1, r3
 80013c0:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 80013c2:	f003 fc2d 	bl	8004c20 <HAL_TIM_ConfigClockSource>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80013cc:	f7ff fcce 	bl	8000d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4619      	mov	r1, r3
 80013e0:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_TIM1_Init+0xa0>)
 80013e2:	f003 fe27 	bl	8005034 <HAL_TIMEx_MasterConfigSynchronization>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80013ec:	f7ff fcbe 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	3720      	adds	r7, #32
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000388 	.word	0x20000388
 80013fc:	40010000 	.word	0x40010000

08001400 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <HAL_TIM_Base_MspInit+0x38>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d10b      	bne.n	800142a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001412:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <HAL_TIM_Base_MspInit+0x3c>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001416:	4a09      	ldr	r2, [pc, #36]	@ (800143c <HAL_TIM_Base_MspInit+0x3c>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	6453      	str	r3, [r2, #68]	@ 0x44
 800141e:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_TIM_Base_MspInit+0x3c>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800142a:	bf00      	nop
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40010000 	.word	0x40010000
 800143c:	40023800 	.word	0x40023800

08001440 <UIManager_Init>:

extern ADC_HandleTypeDef hadc1;  // From main.c or auto-generated MX_ADC1_Init()
extern UART_HandleTypeDef huart3;

void UIManager_Init(UIManager_t* ui)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
 8001446:	6078      	str	r0, [r7, #4]
    static const uint16_t* sleepFramesDay[] = { sleep_day1, sleep_day2 };
    static const uint16_t* sleepFramesNight[] = { sleep_night1, sleep_night2 };
//    static const uint16_t* feedFrames[] = { eat1, eat2, eat3 };
//    static const uint16_t* playFrames[] = { play1, play2, play3 };

    SpriteAnimator_Init(&idleAnim, idleFrames, 3, 30, 70, 180, 180, 300);
 8001448:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800144c:	9303      	str	r3, [sp, #12]
 800144e:	23b4      	movs	r3, #180	@ 0xb4
 8001450:	9302      	str	r3, [sp, #8]
 8001452:	23b4      	movs	r3, #180	@ 0xb4
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2346      	movs	r3, #70	@ 0x46
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	231e      	movs	r3, #30
 800145c:	2203      	movs	r2, #3
 800145e:	491a      	ldr	r1, [pc, #104]	@ (80014c8 <UIManager_Init+0x88>)
 8001460:	481a      	ldr	r0, [pc, #104]	@ (80014cc <UIManager_Init+0x8c>)
 8001462:	f7ff fdc5 	bl	8000ff0 <SpriteAnimator_Init>
    SpriteAnimator_Init(&sleepAnimDay, sleepFramesDay, 2, 30, 70, 180, 180, 300);
 8001466:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800146a:	9303      	str	r3, [sp, #12]
 800146c:	23b4      	movs	r3, #180	@ 0xb4
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	23b4      	movs	r3, #180	@ 0xb4
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	2346      	movs	r3, #70	@ 0x46
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	231e      	movs	r3, #30
 800147a:	2202      	movs	r2, #2
 800147c:	4914      	ldr	r1, [pc, #80]	@ (80014d0 <UIManager_Init+0x90>)
 800147e:	4815      	ldr	r0, [pc, #84]	@ (80014d4 <UIManager_Init+0x94>)
 8001480:	f7ff fdb6 	bl	8000ff0 <SpriteAnimator_Init>
    SpriteAnimator_Init(&sleepAnimNight, sleepFramesNight, 2, 30, 70, 180, 180, 300);
 8001484:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001488:	9303      	str	r3, [sp, #12]
 800148a:	23b4      	movs	r3, #180	@ 0xb4
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	23b4      	movs	r3, #180	@ 0xb4
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	2346      	movs	r3, #70	@ 0x46
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	231e      	movs	r3, #30
 8001498:	2202      	movs	r2, #2
 800149a:	490f      	ldr	r1, [pc, #60]	@ (80014d8 <UIManager_Init+0x98>)
 800149c:	480f      	ldr	r0, [pc, #60]	@ (80014dc <UIManager_Init+0x9c>)
 800149e:	f7ff fda7 	bl	8000ff0 <SpriteAnimator_Init>
//    SpriteAnimator_Init(&eatAnim, feedFrames, 3, 80, 60, 160, 120, 200);
//    SpriteAnimator_Init(&playAnim, playFrames, 3, 80, 60, 160, 120, 250);

    ui->menuState = MENU_MAIN;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
    ui->activeAnim = &idleAnim;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a08      	ldr	r2, [pc, #32]	@ (80014cc <UIManager_Init+0x8c>)
 80014ac:	605a      	str	r2, [r3, #4]
    ui->selectedState = MENU_MAIN;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	705a      	strb	r2, [r3, #1]
    ui->isLightOn = true; // Default day
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2201      	movs	r2, #1
 80014b8:	729a      	strb	r2, [r3, #10]
    ui->lightLevel = 0;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	811a      	strh	r2, [r3, #8]
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000004 	.word	0x20000004
 80014cc:	200003d4 	.word	0x200003d4
 80014d0:	20000010 	.word	0x20000010
 80014d4:	200003ec 	.word	0x200003ec
 80014d8:	20000018 	.word	0x20000018
 80014dc:	20000404 	.word	0x20000404

080014e0 <UIManager_SetState>:

void UIManager_SetState(UIManager_t* ui, MenuState_t newState)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	70fb      	strb	r3, [r7, #3]
    ui->menuState = newState;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	78fa      	ldrb	r2, [r7, #3]
 80014f0:	701a      	strb	r2, [r3, #0]

    switch (newState) {
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d002      	beq.n	80014fe <UIManager_SetState+0x1e>
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d004      	beq.n	8001506 <UIManager_SetState+0x26>
 80014fc:	e00f      	b.n	800151e <UIManager_SetState+0x3e>
        case MENU_FEED: ui->activeAnim = &eatAnim; break;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a0c      	ldr	r2, [pc, #48]	@ (8001534 <UIManager_SetState+0x54>)
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	e00f      	b.n	8001526 <UIManager_SetState+0x46>
        case MENU_SLEEP:
            if (ui->isLightOn) ui->activeAnim = &sleepAnimDay;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	7a9b      	ldrb	r3, [r3, #10]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <UIManager_SetState+0x36>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a09      	ldr	r2, [pc, #36]	@ (8001538 <UIManager_SetState+0x58>)
 8001512:	605a      	str	r2, [r3, #4]
            else ui->activeAnim = &sleepAnimNight;
            break;
 8001514:	e007      	b.n	8001526 <UIManager_SetState+0x46>
            else ui->activeAnim = &sleepAnimNight;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a08      	ldr	r2, [pc, #32]	@ (800153c <UIManager_SetState+0x5c>)
 800151a:	605a      	str	r2, [r3, #4]
            break;
 800151c:	e003      	b.n	8001526 <UIManager_SetState+0x46>
        default:        ui->activeAnim = &idleAnim; break;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a07      	ldr	r2, [pc, #28]	@ (8001540 <UIManager_SetState+0x60>)
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	bf00      	nop
    }

    ILI9341_Fill_Screen(BLACK);
 8001526:	2000      	movs	r0, #0
 8001528:	f000 fba0 	bl	8001c6c <ILI9341_Fill_Screen>
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000041c 	.word	0x2000041c
 8001538:	200003ec 	.word	0x200003ec
 800153c:	20000404 	.word	0x20000404
 8001540:	200003d4 	.word	0x200003d4

08001544 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001548:	4b14      	ldr	r3, [pc, #80]	@ (800159c <MX_USART3_UART_Init+0x58>)
 800154a:	4a15      	ldr	r2, [pc, #84]	@ (80015a0 <MX_USART3_UART_Init+0x5c>)
 800154c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800154e:	4b13      	ldr	r3, [pc, #76]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001550:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001554:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001556:	4b11      	ldr	r3, [pc, #68]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <MX_USART3_UART_Init+0x58>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001562:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <MX_USART3_UART_Init+0x58>)
 800156a:	220c      	movs	r2, #12
 800156c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <MX_USART3_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001582:	2200      	movs	r2, #0
 8001584:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001586:	4805      	ldr	r0, [pc, #20]	@ (800159c <MX_USART3_UART_Init+0x58>)
 8001588:	f003 fde2 	bl	8005150 <HAL_UART_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001592:	f7ff fbeb 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000434 	.word	0x20000434
 80015a0:	40004800 	.word	0x40004800

080015a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0ae      	sub	sp, #184	@ 0xb8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2290      	movs	r2, #144	@ 0x90
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f005 f88c 	bl	80066e2 <memset>
  if(uartHandle->Instance==USART3)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a22      	ldr	r2, [pc, #136]	@ (8001658 <HAL_UART_MspInit+0xb4>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d13c      	bne.n	800164e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015d8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015da:	2300      	movs	r3, #0
 80015dc:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 fa72 	bl	8003acc <HAL_RCCEx_PeriphCLKConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015ee:	f7ff fbbd 	bl	8000d6c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <HAL_UART_MspInit+0xb8>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	4a19      	ldr	r2, [pc, #100]	@ (800165c <HAL_UART_MspInit+0xb8>)
 80015f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fe:	4b17      	ldr	r3, [pc, #92]	@ (800165c <HAL_UART_MspInit+0xb8>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001602:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800160a:	4b14      	ldr	r3, [pc, #80]	@ (800165c <HAL_UART_MspInit+0xb8>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a13      	ldr	r2, [pc, #76]	@ (800165c <HAL_UART_MspInit+0xb8>)
 8001610:	f043 0308 	orr.w	r3, r3, #8
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b11      	ldr	r3, [pc, #68]	@ (800165c <HAL_UART_MspInit+0xb8>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001622:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001626:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162a:	2302      	movs	r3, #2
 800162c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800163c:	2307      	movs	r3, #7
 800163e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001642:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	@ (8001660 <HAL_UART_MspInit+0xbc>)
 800164a:	f001 fb21 	bl	8002c90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800164e:	bf00      	nop
 8001650:	37b8      	adds	r7, #184	@ 0xb8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40004800 	.word	0x40004800
 800165c:	40023800 	.word	0x40023800
 8001660:	40020c00 	.word	0x40020c00

08001664 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001664:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800169c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001668:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800166a:	e003      	b.n	8001674 <LoopCopyDataInit>

0800166c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800166e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001670:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001672:	3104      	adds	r1, #4

08001674 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001674:	480b      	ldr	r0, [pc, #44]	@ (80016a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001676:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001678:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800167a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800167c:	d3f6      	bcc.n	800166c <CopyDataInit>
  ldr  r2, =_sbss
 800167e:	4a0b      	ldr	r2, [pc, #44]	@ (80016ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001680:	e002      	b.n	8001688 <LoopFillZerobss>

08001682 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001682:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001684:	f842 3b04 	str.w	r3, [r2], #4

08001688 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001688:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800168a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800168c:	d3f9      	bcc.n	8001682 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800168e:	f7ff fe2d 	bl	80012ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001692:	f005 f87f 	bl	8006794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001696:	f7ff fab3 	bl	8000c00 <main>
  bx  lr    
 800169a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800169c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80016a0:	0807777c 	.word	0x0807777c
  ldr  r0, =_sdata
 80016a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80016a8:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 80016ac:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 80016b0:	2000060c 	.word	0x2000060c

080016b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC_IRQHandler>
	...

080016b8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 80016bc:	f7ff fc16 	bl	8000eec <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 80016c0:	f7ff f890 	bl	80007e4 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016ca:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <ILI9341_SPI_Init+0x1c>)
 80016cc:	f001 fc8c 	bl	8002fe8 <HAL_GPIO_WritePin>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40020800 	.word	0x40020800

080016d8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80016e2:	1df9      	adds	r1, r7, #7
 80016e4:	2301      	movs	r3, #1
 80016e6:	2201      	movs	r2, #1
 80016e8:	4803      	ldr	r0, [pc, #12]	@ (80016f8 <ILI9341_SPI_Send+0x20>)
 80016ea:	f002 ff42 	bl	8004572 <HAL_SPI_Transmit>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000320 	.word	0x20000320

080016fc <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001706:	2200      	movs	r2, #0
 8001708:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800170c:	480b      	ldr	r0, [pc, #44]	@ (800173c <ILI9341_Write_Command+0x40>)
 800170e:	f001 fc6b 	bl	8002fe8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001712:	2200      	movs	r2, #0
 8001714:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001718:	4808      	ldr	r0, [pc, #32]	@ (800173c <ILI9341_Write_Command+0x40>)
 800171a:	f001 fc65 	bl	8002fe8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ffd9 	bl	80016d8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001726:	2201      	movs	r2, #1
 8001728:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800172c:	4803      	ldr	r0, [pc, #12]	@ (800173c <ILI9341_Write_Command+0x40>)
 800172e:	f001 fc5b 	bl	8002fe8 <HAL_GPIO_WritePin>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40020800 	.word	0x40020800

08001740 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001750:	480b      	ldr	r0, [pc, #44]	@ (8001780 <ILI9341_Write_Data+0x40>)
 8001752:	f001 fc49 	bl	8002fe8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800175c:	4808      	ldr	r0, [pc, #32]	@ (8001780 <ILI9341_Write_Data+0x40>)
 800175e:	f001 fc43 	bl	8002fe8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ffb7 	bl	80016d8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800176a:	2201      	movs	r2, #1
 800176c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <ILI9341_Write_Data+0x40>)
 8001772:	f001 fc39 	bl	8002fe8 <HAL_GPIO_WritePin>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40020800 	.word	0x40020800

08001784 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4604      	mov	r4, r0
 800178c:	4608      	mov	r0, r1
 800178e:	4611      	mov	r1, r2
 8001790:	461a      	mov	r2, r3
 8001792:	4623      	mov	r3, r4
 8001794:	80fb      	strh	r3, [r7, #6]
 8001796:	4603      	mov	r3, r0
 8001798:	80bb      	strh	r3, [r7, #4]
 800179a:	460b      	mov	r3, r1
 800179c:	807b      	strh	r3, [r7, #2]
 800179e:	4613      	mov	r3, r2
 80017a0:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80017a2:	202a      	movs	r0, #42	@ 0x2a
 80017a4:	f7ff ffaa 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	0a1b      	lsrs	r3, r3, #8
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff ffc5 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80017b6:	88fb      	ldrh	r3, [r7, #6]
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ffc0 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80017c0:	887b      	ldrh	r3, [r7, #2]
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ffb9 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ffb4 	bl	8001740 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80017d8:	202b      	movs	r0, #43	@ 0x2b
 80017da:	f7ff ff8f 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80017de:	88bb      	ldrh	r3, [r7, #4]
 80017e0:	0a1b      	lsrs	r3, r3, #8
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ffaa 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80017ec:	88bb      	ldrh	r3, [r7, #4]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ffa5 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80017f6:	883b      	ldrh	r3, [r7, #0]
 80017f8:	0a1b      	lsrs	r3, r3, #8
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff ff9e 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001804:	883b      	ldrh	r3, [r7, #0]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff99 	bl	8001740 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800180e:	202c      	movs	r0, #44	@ 0x2c
 8001810:	f7ff ff74 	bl	80016fc <ILI9341_Write_Command>
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bd90      	pop	{r4, r7, pc}

0800181c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001826:	480b      	ldr	r0, [pc, #44]	@ (8001854 <ILI9341_Reset+0x38>)
 8001828:	f001 fbde 	bl	8002fe8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800182c:	20c8      	movs	r0, #200	@ 0xc8
 800182e:	f000 faa9 	bl	8001d84 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001838:	4806      	ldr	r0, [pc, #24]	@ (8001854 <ILI9341_Reset+0x38>)
 800183a:	f001 fbd5 	bl	8002fe8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800183e:	20c8      	movs	r0, #200	@ 0xc8
 8001840:	f000 faa0 	bl	8001d84 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001844:	2201      	movs	r2, #1
 8001846:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800184a:	4802      	ldr	r0, [pc, #8]	@ (8001854 <ILI9341_Reset+0x38>)
 800184c:	f001 fbcc 	bl	8002fe8 <HAL_GPIO_WritePin>
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40020800 	.word	0x40020800

08001858 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001866:	2036      	movs	r0, #54	@ 0x36
 8001868:	f7ff ff48 	bl	80016fc <ILI9341_Write_Command>
HAL_Delay(1);
 800186c:	2001      	movs	r0, #1
 800186e:	f000 fa89 	bl	8001d84 <HAL_Delay>
	
switch(screen_rotation) 
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	2b03      	cmp	r3, #3
 8001876:	d837      	bhi.n	80018e8 <ILI9341_Set_Rotation+0x90>
 8001878:	a201      	add	r2, pc, #4	@ (adr r2, 8001880 <ILI9341_Set_Rotation+0x28>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	08001891 	.word	0x08001891
 8001884:	080018a7 	.word	0x080018a7
 8001888:	080018bd 	.word	0x080018bd
 800188c:	080018d3 	.word	0x080018d3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001890:	2048      	movs	r0, #72	@ 0x48
 8001892:	f7ff ff55 	bl	8001740 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001896:	4b17      	ldr	r3, [pc, #92]	@ (80018f4 <ILI9341_Set_Rotation+0x9c>)
 8001898:	22f0      	movs	r2, #240	@ 0xf0
 800189a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800189c:	4b16      	ldr	r3, [pc, #88]	@ (80018f8 <ILI9341_Set_Rotation+0xa0>)
 800189e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018a2:	801a      	strh	r2, [r3, #0]
			break;
 80018a4:	e021      	b.n	80018ea <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80018a6:	2028      	movs	r0, #40	@ 0x28
 80018a8:	f7ff ff4a 	bl	8001740 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <ILI9341_Set_Rotation+0x9c>)
 80018ae:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018b2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80018b4:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <ILI9341_Set_Rotation+0xa0>)
 80018b6:	22f0      	movs	r2, #240	@ 0xf0
 80018b8:	801a      	strh	r2, [r3, #0]
			break;
 80018ba:	e016      	b.n	80018ea <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80018bc:	2088      	movs	r0, #136	@ 0x88
 80018be:	f7ff ff3f 	bl	8001740 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80018c2:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <ILI9341_Set_Rotation+0x9c>)
 80018c4:	22f0      	movs	r2, #240	@ 0xf0
 80018c6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80018c8:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <ILI9341_Set_Rotation+0xa0>)
 80018ca:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018ce:	801a      	strh	r2, [r3, #0]
			break;
 80018d0:	e00b      	b.n	80018ea <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80018d2:	20e8      	movs	r0, #232	@ 0xe8
 80018d4:	f7ff ff34 	bl	8001740 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <ILI9341_Set_Rotation+0x9c>)
 80018da:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018de:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <ILI9341_Set_Rotation+0xa0>)
 80018e2:	22f0      	movs	r2, #240	@ 0xf0
 80018e4:	801a      	strh	r2, [r3, #0]
			break;
 80018e6:	e000      	b.n	80018ea <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80018e8:	bf00      	nop
	}
}
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000022 	.word	0x20000022
 80018f8:	20000020 	.word	0x20000020

080018fc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001900:	2201      	movs	r2, #1
 8001902:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001906:	4802      	ldr	r0, [pc, #8]	@ (8001910 <ILI9341_Enable+0x14>)
 8001908:	f001 fb6e 	bl	8002fe8 <HAL_GPIO_WritePin>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40020800 	.word	0x40020800

08001914 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001918:	f7ff fff0 	bl	80018fc <ILI9341_Enable>
ILI9341_SPI_Init();
 800191c:	f7ff fecc 	bl	80016b8 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001920:	f7ff ff7c 	bl	800181c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001924:	2001      	movs	r0, #1
 8001926:	f7ff fee9 	bl	80016fc <ILI9341_Write_Command>
HAL_Delay(1000);
 800192a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800192e:	f000 fa29 	bl	8001d84 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001932:	20cb      	movs	r0, #203	@ 0xcb
 8001934:	f7ff fee2 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001938:	2039      	movs	r0, #57	@ 0x39
 800193a:	f7ff ff01 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800193e:	202c      	movs	r0, #44	@ 0x2c
 8001940:	f7ff fefe 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001944:	2000      	movs	r0, #0
 8001946:	f7ff fefb 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800194a:	2034      	movs	r0, #52	@ 0x34
 800194c:	f7ff fef8 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001950:	2002      	movs	r0, #2
 8001952:	f7ff fef5 	bl	8001740 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001956:	20cf      	movs	r0, #207	@ 0xcf
 8001958:	f7ff fed0 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff feef 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001962:	20c1      	movs	r0, #193	@ 0xc1
 8001964:	f7ff feec 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001968:	2030      	movs	r0, #48	@ 0x30
 800196a:	f7ff fee9 	bl	8001740 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800196e:	20e8      	movs	r0, #232	@ 0xe8
 8001970:	f7ff fec4 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001974:	2085      	movs	r0, #133	@ 0x85
 8001976:	f7ff fee3 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff fee0 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001980:	2078      	movs	r0, #120	@ 0x78
 8001982:	f7ff fedd 	bl	8001740 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001986:	20ea      	movs	r0, #234	@ 0xea
 8001988:	f7ff feb8 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800198c:	2000      	movs	r0, #0
 800198e:	f7ff fed7 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff fed4 	bl	8001740 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001998:	20ed      	movs	r0, #237	@ 0xed
 800199a:	f7ff feaf 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800199e:	2064      	movs	r0, #100	@ 0x64
 80019a0:	f7ff fece 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80019a4:	2003      	movs	r0, #3
 80019a6:	f7ff fecb 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80019aa:	2012      	movs	r0, #18
 80019ac:	f7ff fec8 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80019b0:	2081      	movs	r0, #129	@ 0x81
 80019b2:	f7ff fec5 	bl	8001740 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80019b6:	20f7      	movs	r0, #247	@ 0xf7
 80019b8:	f7ff fea0 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80019bc:	2020      	movs	r0, #32
 80019be:	f7ff febf 	bl	8001740 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80019c2:	20c0      	movs	r0, #192	@ 0xc0
 80019c4:	f7ff fe9a 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80019c8:	2023      	movs	r0, #35	@ 0x23
 80019ca:	f7ff feb9 	bl	8001740 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80019ce:	20c1      	movs	r0, #193	@ 0xc1
 80019d0:	f7ff fe94 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80019d4:	2010      	movs	r0, #16
 80019d6:	f7ff feb3 	bl	8001740 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80019da:	20c5      	movs	r0, #197	@ 0xc5
 80019dc:	f7ff fe8e 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80019e0:	203e      	movs	r0, #62	@ 0x3e
 80019e2:	f7ff fead 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80019e6:	2028      	movs	r0, #40	@ 0x28
 80019e8:	f7ff feaa 	bl	8001740 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80019ec:	20c7      	movs	r0, #199	@ 0xc7
 80019ee:	f7ff fe85 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80019f2:	2086      	movs	r0, #134	@ 0x86
 80019f4:	f7ff fea4 	bl	8001740 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80019f8:	2036      	movs	r0, #54	@ 0x36
 80019fa:	f7ff fe7f 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80019fe:	2048      	movs	r0, #72	@ 0x48
 8001a00:	f7ff fe9e 	bl	8001740 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001a04:	203a      	movs	r0, #58	@ 0x3a
 8001a06:	f7ff fe79 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001a0a:	2055      	movs	r0, #85	@ 0x55
 8001a0c:	f7ff fe98 	bl	8001740 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001a10:	20b1      	movs	r0, #177	@ 0xb1
 8001a12:	f7ff fe73 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fe92 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001a1c:	2018      	movs	r0, #24
 8001a1e:	f7ff fe8f 	bl	8001740 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001a22:	20b6      	movs	r0, #182	@ 0xb6
 8001a24:	f7ff fe6a 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001a28:	2008      	movs	r0, #8
 8001a2a:	f7ff fe89 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001a2e:	2082      	movs	r0, #130	@ 0x82
 8001a30:	f7ff fe86 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001a34:	2027      	movs	r0, #39	@ 0x27
 8001a36:	f7ff fe83 	bl	8001740 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001a3a:	20f2      	movs	r0, #242	@ 0xf2
 8001a3c:	f7ff fe5e 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff fe7d 	bl	8001740 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001a46:	2026      	movs	r0, #38	@ 0x26
 8001a48:	f7ff fe58 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f7ff fe77 	bl	8001740 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001a52:	20e0      	movs	r0, #224	@ 0xe0
 8001a54:	f7ff fe52 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001a58:	200f      	movs	r0, #15
 8001a5a:	f7ff fe71 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001a5e:	2031      	movs	r0, #49	@ 0x31
 8001a60:	f7ff fe6e 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001a64:	202b      	movs	r0, #43	@ 0x2b
 8001a66:	f7ff fe6b 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001a6a:	200c      	movs	r0, #12
 8001a6c:	f7ff fe68 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a70:	200e      	movs	r0, #14
 8001a72:	f7ff fe65 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001a76:	2008      	movs	r0, #8
 8001a78:	f7ff fe62 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001a7c:	204e      	movs	r0, #78	@ 0x4e
 8001a7e:	f7ff fe5f 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001a82:	20f1      	movs	r0, #241	@ 0xf1
 8001a84:	f7ff fe5c 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001a88:	2037      	movs	r0, #55	@ 0x37
 8001a8a:	f7ff fe59 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001a8e:	2007      	movs	r0, #7
 8001a90:	f7ff fe56 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001a94:	2010      	movs	r0, #16
 8001a96:	f7ff fe53 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001a9a:	2003      	movs	r0, #3
 8001a9c:	f7ff fe50 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001aa0:	200e      	movs	r0, #14
 8001aa2:	f7ff fe4d 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001aa6:	2009      	movs	r0, #9
 8001aa8:	f7ff fe4a 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001aac:	2000      	movs	r0, #0
 8001aae:	f7ff fe47 	bl	8001740 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001ab2:	20e1      	movs	r0, #225	@ 0xe1
 8001ab4:	f7ff fe22 	bl	80016fc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f7ff fe41 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001abe:	200e      	movs	r0, #14
 8001ac0:	f7ff fe3e 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001ac4:	2014      	movs	r0, #20
 8001ac6:	f7ff fe3b 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001aca:	2003      	movs	r0, #3
 8001acc:	f7ff fe38 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001ad0:	2011      	movs	r0, #17
 8001ad2:	f7ff fe35 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001ad6:	2007      	movs	r0, #7
 8001ad8:	f7ff fe32 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001adc:	2031      	movs	r0, #49	@ 0x31
 8001ade:	f7ff fe2f 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001ae2:	20c1      	movs	r0, #193	@ 0xc1
 8001ae4:	f7ff fe2c 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001ae8:	2048      	movs	r0, #72	@ 0x48
 8001aea:	f7ff fe29 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001aee:	2008      	movs	r0, #8
 8001af0:	f7ff fe26 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001af4:	200f      	movs	r0, #15
 8001af6:	f7ff fe23 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001afa:	200c      	movs	r0, #12
 8001afc:	f7ff fe20 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001b00:	2031      	movs	r0, #49	@ 0x31
 8001b02:	f7ff fe1d 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001b06:	2036      	movs	r0, #54	@ 0x36
 8001b08:	f7ff fe1a 	bl	8001740 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001b0c:	200f      	movs	r0, #15
 8001b0e:	f7ff fe17 	bl	8001740 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001b12:	2011      	movs	r0, #17
 8001b14:	f7ff fdf2 	bl	80016fc <ILI9341_Write_Command>
HAL_Delay(120);
 8001b18:	2078      	movs	r0, #120	@ 0x78
 8001b1a:	f000 f933 	bl	8001d84 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001b1e:	2029      	movs	r0, #41	@ 0x29
 8001b20:	f7ff fdec 	bl	80016fc <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff fe97 	bl	8001858 <ILI9341_Set_Rotation>
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001b30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b34:	b08d      	sub	sp, #52	@ 0x34
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	6039      	str	r1, [r7, #0]
 8001b3c:	80fb      	strh	r3, [r7, #6]
 8001b3e:	466b      	mov	r3, sp
 8001b40:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b4e:	d202      	bcs.n	8001b56 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b54:	e002      	b.n	8001b5c <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001b56:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b62:	4840      	ldr	r0, [pc, #256]	@ (8001c64 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b64:	f001 fa40 	bl	8002fe8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b6e:	483d      	ldr	r0, [pc, #244]	@ (8001c64 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b70:	f001 fa3a 	bl	8002fe8 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8001b7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b80:	460b      	mov	r3, r1
 8001b82:	3b01      	subs	r3, #1
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	2300      	movs	r3, #0
 8001b88:	4688      	mov	r8, r1
 8001b8a:	4699      	mov	r9, r3
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	460c      	mov	r4, r1
 8001ba4:	461d      	mov	r5, r3
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	00eb      	lsls	r3, r5, #3
 8001bb0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bb4:	00e2      	lsls	r2, r4, #3
 8001bb6:	1dcb      	adds	r3, r1, #7
 8001bb8:	08db      	lsrs	r3, r3, #3
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	ebad 0d03 	sub.w	sp, sp, r3
 8001bc0:	466b      	mov	r3, sp
 8001bc2:	3300      	adds	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bca:	e00e      	b.n	8001bea <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd0:	4413      	add	r3, r2
 8001bd2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001bd6:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bda:	3301      	adds	r3, #1
 8001bdc:	88fa      	ldrh	r2, [r7, #6]
 8001bde:	b2d1      	uxtb	r1, r2
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001be6:	3302      	adds	r3, #2
 8001be8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3ec      	bcc.n	8001bcc <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c00:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c06:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c0c:	fb01 f202 	mul.w	r2, r1, r2
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d010      	beq.n	8001c3c <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c1e:	e009      	b.n	8001c34 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	230a      	movs	r3, #10
 8001c26:	69b9      	ldr	r1, [r7, #24]
 8001c28:	480f      	ldr	r0, [pc, #60]	@ (8001c68 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c2a:	f002 fca2 	bl	8004572 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c30:	3301      	adds	r3, #1
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d3f1      	bcc.n	8001c20 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	230a      	movs	r3, #10
 8001c42:	69b9      	ldr	r1, [r7, #24]
 8001c44:	4808      	ldr	r0, [pc, #32]	@ (8001c68 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c46:	f002 fc94 	bl	8004572 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c50:	4804      	ldr	r0, [pc, #16]	@ (8001c64 <ILI9341_Draw_Colour_Burst+0x134>)
 8001c52:	f001 f9c9 	bl	8002fe8 <HAL_GPIO_WritePin>
 8001c56:	46b5      	mov	sp, r6
}
 8001c58:	bf00      	nop
 8001c5a:	3734      	adds	r7, #52	@ 0x34
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c62:	bf00      	nop
 8001c64:	40020800 	.word	0x40020800
 8001c68:	20000320 	.word	0x20000320

08001c6c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <ILI9341_Fill_Screen+0x44>)
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <ILI9341_Fill_Screen+0x48>)
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	2100      	movs	r1, #0
 8001c84:	2000      	movs	r0, #0
 8001c86:	f7ff fd7d 	bl	8001784 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <ILI9341_Fill_Screen+0x44>)
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <ILI9341_Fill_Screen+0x48>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	fb02 f303 	mul.w	r3, r2, r3
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	88fb      	ldrh	r3, [r7, #6]
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff44 	bl	8001b30 <ILI9341_Draw_Colour_Burst>
}
 8001ca8:	bf00      	nop
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000022 	.word	0x20000022
 8001cb4:	20000020 	.word	0x20000020

08001cb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cbc:	4b08      	ldr	r3, [pc, #32]	@ (8001ce0 <HAL_Init+0x28>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a07      	ldr	r2, [pc, #28]	@ (8001ce0 <HAL_Init+0x28>)
 8001cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc8:	2003      	movs	r0, #3
 8001cca:	f000 fcb5 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f000 f808 	bl	8001ce4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd4:	f7ff f9b8 	bl	8001048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023c00 	.word	0x40023c00

08001ce4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <HAL_InitTick+0x54>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <HAL_InitTick+0x58>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 fccd 	bl	80026a2 <HAL_SYSTICK_Config>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00e      	b.n	8001d30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b0f      	cmp	r3, #15
 8001d16:	d80a      	bhi.n	8001d2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d20:	f000 fc95 	bl	800264e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d24:	4a06      	ldr	r2, [pc, #24]	@ (8001d40 <HAL_InitTick+0x5c>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	e000      	b.n	8001d30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000028 	.word	0x20000028
 8001d40:	20000024 	.word	0x20000024

08001d44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_IncTick+0x20>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_IncTick+0x24>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4413      	add	r3, r2
 8001d54:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <HAL_IncTick+0x24>)
 8001d56:	6013      	str	r3, [r2, #0]
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000028 	.word	0x20000028
 8001d68:	200004bc 	.word	0x200004bc

08001d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d70:	4b03      	ldr	r3, [pc, #12]	@ (8001d80 <HAL_GetTick+0x14>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	200004bc 	.word	0x200004bc

08001d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d8c:	f7ff ffee 	bl	8001d6c <HAL_GetTick>
 8001d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d9c:	d005      	beq.n	8001daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <HAL_Delay+0x44>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001daa:	bf00      	nop
 8001dac:	f7ff ffde 	bl	8001d6c <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d8f7      	bhi.n	8001dac <HAL_Delay+0x28>
  {
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000028 	.word	0x20000028

08001dcc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e031      	b.n	8001e46 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d109      	bne.n	8001dfe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7fe fc68 	bl	80006c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f003 0310 	and.w	r3, r3, #16
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d116      	bne.n	8001e38 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <HAL_ADC_Init+0x84>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	f043 0202 	orr.w	r2, r3, #2
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 fa42 	bl	80022a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	f023 0303 	bic.w	r3, r3, #3
 8001e2e:	f043 0201 	orr.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e36:	e001      	b.n	8001e3c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	ffffeefd 	.word	0xffffeefd

08001e54 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d101      	bne.n	8001e6e <HAL_ADC_Start+0x1a>
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e0ad      	b.n	8001fca <HAL_ADC_Start+0x176>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d018      	beq.n	8001eb6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 0201 	orr.w	r2, r2, #1
 8001e92:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001e94:	4b50      	ldr	r3, [pc, #320]	@ (8001fd8 <HAL_ADC_Start+0x184>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a50      	ldr	r2, [pc, #320]	@ (8001fdc <HAL_ADC_Start+0x188>)
 8001e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9e:	0c9a      	lsrs	r2, r3, #18
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	4413      	add	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001ea8:	e002      	b.n	8001eb0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f9      	bne.n	8001eaa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d175      	bne.n	8001fb0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ec8:	4b45      	ldr	r3, [pc, #276]	@ (8001fe0 <HAL_ADC_Start+0x18c>)
 8001eca:	4013      	ands	r3, r2
 8001ecc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d007      	beq.n	8001ef2 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001efe:	d106      	bne.n	8001f0e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	f023 0206 	bic.w	r2, r3, #6
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f0c:	e002      	b.n	8001f14 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f24:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001f26:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe4 <HAL_ADC_Start+0x190>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10f      	bne.n	8001f52 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d143      	bne.n	8001fc8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	e03a      	b.n	8001fc8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a24      	ldr	r2, [pc, #144]	@ (8001fe8 <HAL_ADC_Start+0x194>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d10e      	bne.n	8001f7a <HAL_ADC_Start+0x126>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d107      	bne.n	8001f7a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689a      	ldr	r2, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f78:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <HAL_ADC_Start+0x190>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d120      	bne.n	8001fc8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a18      	ldr	r2, [pc, #96]	@ (8001fec <HAL_ADC_Start+0x198>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d11b      	bne.n	8001fc8 <HAL_ADC_Start+0x174>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d114      	bne.n	8001fc8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	e00b      	b.n	8001fc8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	f043 0210 	orr.w	r2, r3, #16
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc0:	f043 0201 	orr.w	r2, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	431bde83 	.word	0x431bde83
 8001fe0:	fffff8fe 	.word	0xfffff8fe
 8001fe4:	40012300 	.word	0x40012300
 8001fe8:	40012000 	.word	0x40012000
 8001fec:	40012200 	.word	0x40012200

08001ff0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_ADC_ConfigChannel+0x1c>
 8002008:	2302      	movs	r3, #2
 800200a:	e13a      	b.n	8002282 <HAL_ADC_ConfigChannel+0x292>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b09      	cmp	r3, #9
 800201a:	d93a      	bls.n	8002092 <HAL_ADC_ConfigChannel+0xa2>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002024:	d035      	beq.n	8002092 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68d9      	ldr	r1, [r3, #12]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	b29b      	uxth	r3, r3
 8002032:	461a      	mov	r2, r3
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	3b1e      	subs	r3, #30
 800203c:	2207      	movs	r2, #7
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	400a      	ands	r2, r1
 800204a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a8f      	ldr	r2, [pc, #572]	@ (8002290 <HAL_ADC_ConfigChannel+0x2a0>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68d9      	ldr	r1, [r3, #12]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	061a      	lsls	r2, r3, #24
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800206a:	e039      	b.n	80020e0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68d9      	ldr	r1, [r3, #12]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	b29b      	uxth	r3, r3
 800207c:	4618      	mov	r0, r3
 800207e:	4603      	mov	r3, r0
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4403      	add	r3, r0
 8002084:	3b1e      	subs	r3, #30
 8002086:	409a      	lsls	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002090:	e026      	b.n	80020e0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6919      	ldr	r1, [r3, #16]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	b29b      	uxth	r3, r3
 800209e:	461a      	mov	r2, r3
 80020a0:	4613      	mov	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	4413      	add	r3, r2
 80020a6:	f003 031f 	and.w	r3, r3, #31
 80020aa:	2207      	movs	r2, #7
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43da      	mvns	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	400a      	ands	r2, r1
 80020b8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6919      	ldr	r1, [r3, #16]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4403      	add	r3, r0
 80020d2:	f003 031f 	and.w	r3, r3, #31
 80020d6:	409a      	lsls	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d824      	bhi.n	8002132 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b05      	subs	r3, #5
 80020fa:	221f      	movs	r2, #31
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43da      	mvns	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	400a      	ands	r2, r1
 8002108:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	b29b      	uxth	r3, r3
 8002116:	4618      	mov	r0, r3
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	3b05      	subs	r3, #5
 8002124:	fa00 f203 	lsl.w	r2, r0, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002130:	e04c      	b.n	80021cc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b0c      	cmp	r3, #12
 8002138:	d824      	bhi.n	8002184 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	3b23      	subs	r3, #35	@ 0x23
 800214c:	221f      	movs	r2, #31
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43da      	mvns	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	400a      	ands	r2, r1
 800215a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	4618      	mov	r0, r3
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b23      	subs	r3, #35	@ 0x23
 8002176:	fa00 f203 	lsl.w	r2, r0, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	631a      	str	r2, [r3, #48]	@ 0x30
 8002182:	e023      	b.n	80021cc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	3b41      	subs	r3, #65	@ 0x41
 8002196:	221f      	movs	r2, #31
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43da      	mvns	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	400a      	ands	r2, r1
 80021a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b41      	subs	r3, #65	@ 0x41
 80021c0:	fa00 f203 	lsl.w	r2, r0, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a30      	ldr	r2, [pc, #192]	@ (8002294 <HAL_ADC_ConfigChannel+0x2a4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d10a      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x1fc>
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021de:	d105      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80021e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 80021e6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80021ea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a28      	ldr	r2, [pc, #160]	@ (8002294 <HAL_ADC_ConfigChannel+0x2a4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10f      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x226>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2b12      	cmp	r3, #18
 80021fc:	d10b      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80021fe:	4b26      	ldr	r3, [pc, #152]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4a25      	ldr	r2, [pc, #148]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002204:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002208:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800220a:	4b23      	ldr	r3, [pc, #140]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	4a22      	ldr	r2, [pc, #136]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002210:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002214:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_ADC_ConfigChannel+0x2a4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d12b      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x288>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1a      	ldr	r2, [pc, #104]	@ (8002290 <HAL_ADC_ConfigChannel+0x2a0>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d003      	beq.n	8002232 <HAL_ADC_ConfigChannel+0x242>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b11      	cmp	r3, #17
 8002230:	d122      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002232:	4b19      	ldr	r3, [pc, #100]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	4a18      	ldr	r2, [pc, #96]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002238:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800223c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800223e:	4b16      	ldr	r3, [pc, #88]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	4a15      	ldr	r2, [pc, #84]	@ (8002298 <HAL_ADC_ConfigChannel+0x2a8>)
 8002244:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002248:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a10      	ldr	r2, [pc, #64]	@ (8002290 <HAL_ADC_ConfigChannel+0x2a0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d111      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002254:	4b11      	ldr	r3, [pc, #68]	@ (800229c <HAL_ADC_ConfigChannel+0x2ac>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a11      	ldr	r2, [pc, #68]	@ (80022a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0c9a      	lsrs	r2, r3, #18
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800226a:	e002      	b.n	8002272 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	3b01      	subs	r3, #1
 8002270:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f9      	bne.n	800226c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	10000012 	.word	0x10000012
 8002294:	40012000 	.word	0x40012000
 8002298:	40012300 	.word	0x40012300
 800229c:	20000000 	.word	0x20000000
 80022a0:	431bde83 	.word	0x431bde83

080022a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80022ac:	4b78      	ldr	r3, [pc, #480]	@ (8002490 <ADC_Init+0x1ec>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a77      	ldr	r2, [pc, #476]	@ (8002490 <ADC_Init+0x1ec>)
 80022b2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80022b6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80022b8:	4b75      	ldr	r3, [pc, #468]	@ (8002490 <ADC_Init+0x1ec>)
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4973      	ldr	r1, [pc, #460]	@ (8002490 <ADC_Init+0x1ec>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	021a      	lsls	r2, r3, #8
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6859      	ldr	r1, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800231a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6899      	ldr	r1, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002332:	4a58      	ldr	r2, [pc, #352]	@ (8002494 <ADC_Init+0x1f0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d022      	beq.n	800237e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002346:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6899      	ldr	r1, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6899      	ldr	r1, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	e00f      	b.n	800239e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800238c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800239c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0202 	bic.w	r2, r2, #2
 80023ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6899      	ldr	r1, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	005a      	lsls	r2, r3, #1
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d01b      	beq.n	8002404 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6859      	ldr	r1, [r3, #4]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	3b01      	subs	r3, #1
 80023f8:	035a      	lsls	r2, r3, #13
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	430a      	orrs	r2, r1
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	e007      	b.n	8002414 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002412:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002422:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	3b01      	subs	r3, #1
 8002430:	051a      	lsls	r2, r3, #20
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002448:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6899      	ldr	r1, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002456:	025a      	lsls	r2, r3, #9
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800246e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6899      	ldr	r1, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	029a      	lsls	r2, r3, #10
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	430a      	orrs	r2, r1
 8002482:	609a      	str	r2, [r3, #8]
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	40012300 	.word	0x40012300
 8002494:	0f000001 	.word	0x0f000001

08002498 <__NVIC_SetPriorityGrouping>:
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x40>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024b4:	4013      	ands	r3, r2
 80024b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024c0:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c6:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x40>)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	60d3      	str	r3, [r2, #12]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00
 80024dc:	05fa0000 	.word	0x05fa0000

080024e0 <__NVIC_GetPriorityGrouping>:
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e4:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <__NVIC_GetPriorityGrouping+0x18>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	f003 0307 	and.w	r3, r3, #7
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_EnableIRQ>:
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	2b00      	cmp	r3, #0
 800250c:	db0b      	blt.n	8002526 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4907      	ldr	r1, [pc, #28]	@ (8002534 <__NVIC_EnableIRQ+0x38>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2001      	movs	r0, #1
 800251e:	fa00 f202 	lsl.w	r2, r0, r2
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100

08002538 <__NVIC_SetPriority>:
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	@ (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	@ (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	@ 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
	...

080025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002604:	d301      	bcc.n	800260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002606:	2301      	movs	r3, #1
 8002608:	e00f      	b.n	800262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <SysTick_Config+0x40>)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002612:	210f      	movs	r1, #15
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f7ff ff8e 	bl	8002538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <SysTick_Config+0x40>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002622:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <SysTick_Config+0x40>)
 8002624:	2207      	movs	r2, #7
 8002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000e010 	.word	0xe000e010

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff29 	bl	8002498 <__NVIC_SetPriorityGrouping>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002660:	f7ff ff3e 	bl	80024e0 <__NVIC_GetPriorityGrouping>
 8002664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	6978      	ldr	r0, [r7, #20]
 800266c:	f7ff ff8e 	bl	800258c <NVIC_EncodePriority>
 8002670:	4602      	mov	r2, r0
 8002672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff5d 	bl	8002538 <__NVIC_SetPriority>
}
 800267e:	bf00      	nop
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	4603      	mov	r3, r0
 800268e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff31 	bl	80024fc <__NVIC_EnableIRQ>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffa2 	bl	80025f4 <SysTick_Config>
 80026b0:	4603      	mov	r3, r0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026c8:	f7ff fb50 	bl	8001d6c <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e099      	b.n	800280c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2202      	movs	r2, #2
 80026dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026f8:	e00f      	b.n	800271a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026fa:	f7ff fb37 	bl	8001d6c <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b05      	cmp	r3, #5
 8002706:	d908      	bls.n	800271a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2220      	movs	r2, #32
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2203      	movs	r2, #3
 8002712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e078      	b.n	800280c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1e8      	bne.n	80026fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	4b38      	ldr	r3, [pc, #224]	@ (8002814 <HAL_DMA_Init+0x158>)
 8002734:	4013      	ands	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002746:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	4313      	orrs	r3, r2
 800276a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002770:	2b04      	cmp	r3, #4
 8002772:	d107      	bne.n	8002784 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	4313      	orrs	r3, r2
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	4313      	orrs	r3, r2
 8002782:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f023 0307 	bic.w	r3, r3, #7
 800279a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d117      	bne.n	80027de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d00e      	beq.n	80027de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f9e9 	bl	8002b98 <DMA_CheckFifoParam>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d008      	beq.n	80027de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2240      	movs	r2, #64	@ 0x40
 80027d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027da:	2301      	movs	r3, #1
 80027dc:	e016      	b.n	800280c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f9a0 	bl	8002b2c <DMA_CalcBaseAndBitshift>
 80027ec:	4603      	mov	r3, r0
 80027ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f4:	223f      	movs	r2, #63	@ 0x3f
 80027f6:	409a      	lsls	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	e010803f 	.word	0xe010803f

08002818 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002824:	4b8e      	ldr	r3, [pc, #568]	@ (8002a60 <HAL_DMA_IRQHandler+0x248>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a8e      	ldr	r2, [pc, #568]	@ (8002a64 <HAL_DMA_IRQHandler+0x24c>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	0a9b      	lsrs	r3, r3, #10
 8002830:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002836:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002842:	2208      	movs	r2, #8
 8002844:	409a      	lsls	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	4013      	ands	r3, r2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d01a      	beq.n	8002884 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0204 	bic.w	r2, r2, #4
 800286a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002870:	2208      	movs	r2, #8
 8002872:	409a      	lsls	r2, r3
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287c:	f043 0201 	orr.w	r2, r3, #1
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002888:	2201      	movs	r2, #1
 800288a:	409a      	lsls	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4013      	ands	r3, r2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d012      	beq.n	80028ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00b      	beq.n	80028ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a6:	2201      	movs	r2, #1
 80028a8:	409a      	lsls	r2, r3
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b2:	f043 0202 	orr.w	r2, r3, #2
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028be:	2204      	movs	r2, #4
 80028c0:	409a      	lsls	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4013      	ands	r3, r2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d012      	beq.n	80028f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00b      	beq.n	80028f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028dc:	2204      	movs	r2, #4
 80028de:	409a      	lsls	r2, r3
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e8:	f043 0204 	orr.w	r2, r3, #4
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f4:	2210      	movs	r2, #16
 80028f6:	409a      	lsls	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d043      	beq.n	8002988 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d03c      	beq.n	8002988 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002912:	2210      	movs	r2, #16
 8002914:	409a      	lsls	r2, r3
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d018      	beq.n	800295a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d108      	bne.n	8002948 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	2b00      	cmp	r3, #0
 800293c:	d024      	beq.n	8002988 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	4798      	blx	r3
 8002946:	e01f      	b.n	8002988 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800294c:	2b00      	cmp	r3, #0
 800294e:	d01b      	beq.n	8002988 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	4798      	blx	r3
 8002958:	e016      	b.n	8002988 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002964:	2b00      	cmp	r3, #0
 8002966:	d107      	bne.n	8002978 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0208 	bic.w	r2, r2, #8
 8002976:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298c:	2220      	movs	r2, #32
 800298e:	409a      	lsls	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 808f 	beq.w	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0310 	and.w	r3, r3, #16
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 8087 	beq.w	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ae:	2220      	movs	r2, #32
 80029b0:	409a      	lsls	r2, r3
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b05      	cmp	r3, #5
 80029c0:	d136      	bne.n	8002a30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 0216 	bic.w	r2, r2, #22
 80029d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d103      	bne.n	80029f2 <HAL_DMA_IRQHandler+0x1da>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d007      	beq.n	8002a02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0208 	bic.w	r2, r2, #8
 8002a00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a06:	223f      	movs	r2, #63	@ 0x3f
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d07e      	beq.n	8002b24 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	4798      	blx	r3
        }
        return;
 8002a2e:	e079      	b.n	8002b24 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d01d      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10d      	bne.n	8002a68 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d031      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
 8002a5c:	e02c      	b.n	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
 8002a5e:	bf00      	nop
 8002a60:	20000000 	.word	0x20000000
 8002a64:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d023      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
 8002a78:	e01e      	b.n	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10f      	bne.n	8002aa8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0210 	bic.w	r2, r2, #16
 8002a96:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d032      	beq.n	8002b26 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d022      	beq.n	8002b12 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2205      	movs	r2, #5
 8002ad0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0201 	bic.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d307      	bcc.n	8002b00 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f2      	bne.n	8002ae4 <HAL_DMA_IRQHandler+0x2cc>
 8002afe:	e000      	b.n	8002b02 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002b00:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	4798      	blx	r3
 8002b22:	e000      	b.n	8002b26 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b24:	bf00      	nop
    }
  }
}
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	3b10      	subs	r3, #16
 8002b3c:	4a13      	ldr	r2, [pc, #76]	@ (8002b8c <DMA_CalcBaseAndBitshift+0x60>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	091b      	lsrs	r3, r3, #4
 8002b44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b46:	4a12      	ldr	r2, [pc, #72]	@ (8002b90 <DMA_CalcBaseAndBitshift+0x64>)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d908      	bls.n	8002b6c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b0c      	ldr	r3, [pc, #48]	@ (8002b94 <DMA_CalcBaseAndBitshift+0x68>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	1d1a      	adds	r2, r3, #4
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b6a:	e006      	b.n	8002b7a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	461a      	mov	r2, r3
 8002b72:	4b08      	ldr	r3, [pc, #32]	@ (8002b94 <DMA_CalcBaseAndBitshift+0x68>)
 8002b74:	4013      	ands	r3, r2
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	aaaaaaab 	.word	0xaaaaaaab
 8002b90:	080773f0 	.word	0x080773f0
 8002b94:	fffffc00 	.word	0xfffffc00

08002b98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d11f      	bne.n	8002bf2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d856      	bhi.n	8002c66 <DMA_CheckFifoParam+0xce>
 8002bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc0 <DMA_CheckFifoParam+0x28>)
 8002bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bbe:	bf00      	nop
 8002bc0:	08002bd1 	.word	0x08002bd1
 8002bc4:	08002be3 	.word	0x08002be3
 8002bc8:	08002bd1 	.word	0x08002bd1
 8002bcc:	08002c67 	.word	0x08002c67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d046      	beq.n	8002c6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002be0:	e043      	b.n	8002c6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bea:	d140      	bne.n	8002c6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bf0:	e03d      	b.n	8002c6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bfa:	d121      	bne.n	8002c40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d837      	bhi.n	8002c72 <DMA_CheckFifoParam+0xda>
 8002c02:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <DMA_CheckFifoParam+0x70>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002c19 	.word	0x08002c19
 8002c0c:	08002c1f 	.word	0x08002c1f
 8002c10:	08002c19 	.word	0x08002c19
 8002c14:	08002c31 	.word	0x08002c31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c1c:	e030      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d025      	beq.n	8002c76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c2e:	e022      	b.n	8002c76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c34:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c38:	d11f      	bne.n	8002c7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c3e:	e01c      	b.n	8002c7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d903      	bls.n	8002c4e <DMA_CheckFifoParam+0xb6>
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	2b03      	cmp	r3, #3
 8002c4a:	d003      	beq.n	8002c54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c4c:	e018      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	73fb      	strb	r3, [r7, #15]
      break;
 8002c52:	e015      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00e      	beq.n	8002c7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	73fb      	strb	r3, [r7, #15]
      break;
 8002c64:	e00b      	b.n	8002c7e <DMA_CheckFifoParam+0xe6>
      break;
 8002c66:	bf00      	nop
 8002c68:	e00a      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;
 8002c6a:	bf00      	nop
 8002c6c:	e008      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;
 8002c6e:	bf00      	nop
 8002c70:	e006      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;
 8002c72:	bf00      	nop
 8002c74:	e004      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;
 8002c76:	bf00      	nop
 8002c78:	e002      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c7a:	bf00      	nop
 8002c7c:	e000      	b.n	8002c80 <DMA_CheckFifoParam+0xe8>
      break;
 8002c7e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop

08002c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b089      	sub	sp, #36	@ 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	e175      	b.n	8002f9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	f040 8164 	bne.w	8002f96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d005      	beq.n	8002ce6 <HAL_GPIO_Init+0x56>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d130      	bne.n	8002d48 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	2203      	movs	r2, #3
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 0201 	and.w	r2, r3, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	2b03      	cmp	r3, #3
 8002d52:	d017      	beq.n	8002d84 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	2203      	movs	r2, #3
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 0303 	and.w	r3, r3, #3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d123      	bne.n	8002dd8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	08da      	lsrs	r2, r3, #3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3208      	adds	r2, #8
 8002d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	220f      	movs	r2, #15
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	08da      	lsrs	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3208      	adds	r2, #8
 8002dd2:	69b9      	ldr	r1, [r7, #24]
 8002dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0203 	and.w	r2, r3, #3
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 80be 	beq.w	8002f96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1a:	4b66      	ldr	r3, [pc, #408]	@ (8002fb4 <HAL_GPIO_Init+0x324>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	4a65      	ldr	r2, [pc, #404]	@ (8002fb4 <HAL_GPIO_Init+0x324>)
 8002e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e26:	4b63      	ldr	r3, [pc, #396]	@ (8002fb4 <HAL_GPIO_Init+0x324>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e32:	4a61      	ldr	r2, [pc, #388]	@ (8002fb8 <HAL_GPIO_Init+0x328>)
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	3302      	adds	r3, #2
 8002e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	220f      	movs	r2, #15
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a58      	ldr	r2, [pc, #352]	@ (8002fbc <HAL_GPIO_Init+0x32c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d037      	beq.n	8002ece <HAL_GPIO_Init+0x23e>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a57      	ldr	r2, [pc, #348]	@ (8002fc0 <HAL_GPIO_Init+0x330>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d031      	beq.n	8002eca <HAL_GPIO_Init+0x23a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a56      	ldr	r2, [pc, #344]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d02b      	beq.n	8002ec6 <HAL_GPIO_Init+0x236>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a55      	ldr	r2, [pc, #340]	@ (8002fc8 <HAL_GPIO_Init+0x338>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d025      	beq.n	8002ec2 <HAL_GPIO_Init+0x232>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a54      	ldr	r2, [pc, #336]	@ (8002fcc <HAL_GPIO_Init+0x33c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d01f      	beq.n	8002ebe <HAL_GPIO_Init+0x22e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a53      	ldr	r2, [pc, #332]	@ (8002fd0 <HAL_GPIO_Init+0x340>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d019      	beq.n	8002eba <HAL_GPIO_Init+0x22a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a52      	ldr	r2, [pc, #328]	@ (8002fd4 <HAL_GPIO_Init+0x344>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d013      	beq.n	8002eb6 <HAL_GPIO_Init+0x226>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a51      	ldr	r2, [pc, #324]	@ (8002fd8 <HAL_GPIO_Init+0x348>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d00d      	beq.n	8002eb2 <HAL_GPIO_Init+0x222>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a50      	ldr	r2, [pc, #320]	@ (8002fdc <HAL_GPIO_Init+0x34c>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d007      	beq.n	8002eae <HAL_GPIO_Init+0x21e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a4f      	ldr	r2, [pc, #316]	@ (8002fe0 <HAL_GPIO_Init+0x350>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d101      	bne.n	8002eaa <HAL_GPIO_Init+0x21a>
 8002ea6:	2309      	movs	r3, #9
 8002ea8:	e012      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eaa:	230a      	movs	r3, #10
 8002eac:	e010      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eae:	2308      	movs	r3, #8
 8002eb0:	e00e      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eb2:	2307      	movs	r3, #7
 8002eb4:	e00c      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eb6:	2306      	movs	r3, #6
 8002eb8:	e00a      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eba:	2305      	movs	r3, #5
 8002ebc:	e008      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	e006      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e004      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	e002      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_GPIO_Init+0x240>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	69fa      	ldr	r2, [r7, #28]
 8002ed2:	f002 0203 	and.w	r2, r2, #3
 8002ed6:	0092      	lsls	r2, r2, #2
 8002ed8:	4093      	lsls	r3, r2
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ee0:	4935      	ldr	r1, [pc, #212]	@ (8002fb8 <HAL_GPIO_Init+0x328>)
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	089b      	lsrs	r3, r3, #2
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eee:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4013      	ands	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f12:	4a34      	ldr	r2, [pc, #208]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f18:	4b32      	ldr	r3, [pc, #200]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f3c:	4a29      	ldr	r2, [pc, #164]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f42:	4b28      	ldr	r3, [pc, #160]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f66:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f90:	4a14      	ldr	r2, [pc, #80]	@ (8002fe4 <HAL_GPIO_Init+0x354>)
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	61fb      	str	r3, [r7, #28]
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	2b0f      	cmp	r3, #15
 8002fa0:	f67f ae86 	bls.w	8002cb0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002fa4:	bf00      	nop
 8002fa6:	bf00      	nop
 8002fa8:	3724      	adds	r7, #36	@ 0x24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	40013800 	.word	0x40013800
 8002fbc:	40020000 	.word	0x40020000
 8002fc0:	40020400 	.word	0x40020400
 8002fc4:	40020800 	.word	0x40020800
 8002fc8:	40020c00 	.word	0x40020c00
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40021400 	.word	0x40021400
 8002fd4:	40021800 	.word	0x40021800
 8002fd8:	40021c00 	.word	0x40021c00
 8002fdc:	40022000 	.word	0x40022000
 8002fe0:	40022400 	.word	0x40022400
 8002fe4:	40013c00 	.word	0x40013c00

08002fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	807b      	strh	r3, [r7, #2]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ff8:	787b      	ldrb	r3, [r7, #1]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ffe:	887a      	ldrh	r2, [r7, #2]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003004:	e003      	b.n	800300e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003006:	887b      	ldrh	r3, [r7, #2]
 8003008:	041a      	lsls	r2, r3, #16
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	619a      	str	r2, [r3, #24]
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
	...

0800301c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003026:	4b08      	ldr	r3, [pc, #32]	@ (8003048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003028:	695a      	ldr	r2, [r3, #20]
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	4013      	ands	r3, r2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d006      	beq.n	8003040 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003032:	4a05      	ldr	r2, [pc, #20]	@ (8003048 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003038:	88fb      	ldrh	r3, [r7, #6]
 800303a:	4618      	mov	r0, r3
 800303c:	f000 f806 	bl	800304c <HAL_GPIO_EXTI_Callback>
  }
}
 8003040:	bf00      	nop
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40013c00 	.word	0x40013c00

0800304c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	4603      	mov	r3, r0
 8003054:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003068:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a04      	ldr	r2, [pc, #16]	@ (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003072:	6013      	str	r3, [r2, #0]
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40007000 	.word	0x40007000

08003084 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b23      	ldr	r3, [pc, #140]	@ (800311c <HAL_PWREx_EnableOverDrive+0x98>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	4a22      	ldr	r2, [pc, #136]	@ (800311c <HAL_PWREx_EnableOverDrive+0x98>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003098:	6413      	str	r3, [r2, #64]	@ 0x40
 800309a:	4b20      	ldr	r3, [pc, #128]	@ (800311c <HAL_PWREx_EnableOverDrive+0x98>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a2:	603b      	str	r3, [r7, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80030a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030b2:	f7fe fe5b 	bl	8001d6c <HAL_GetTick>
 80030b6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030b8:	e009      	b.n	80030ce <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030ba:	f7fe fe57 	bl	8001d6c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030c8:	d901      	bls.n	80030ce <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e022      	b.n	8003114 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030ce:	4b14      	ldr	r3, [pc, #80]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030da:	d1ee      	bne.n	80030ba <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80030dc:	4b10      	ldr	r3, [pc, #64]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0f      	ldr	r2, [pc, #60]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030e6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030e8:	f7fe fe40 	bl	8001d6c <HAL_GetTick>
 80030ec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030ee:	e009      	b.n	8003104 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030f0:	f7fe fe3c 	bl	8001d6c <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030fe:	d901      	bls.n	8003104 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e007      	b.n	8003114 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003104:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003110:	d1ee      	bne.n	80030f0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40023800 	.word	0x40023800
 8003120:	40007000 	.word	0x40007000

08003124 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800312c:	2300      	movs	r3, #0
 800312e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e29b      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 8087 	beq.w	8003256 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003148:	4b96      	ldr	r3, [pc, #600]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 030c 	and.w	r3, r3, #12
 8003150:	2b04      	cmp	r3, #4
 8003152:	d00c      	beq.n	800316e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003154:	4b93      	ldr	r3, [pc, #588]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
 800315c:	2b08      	cmp	r3, #8
 800315e:	d112      	bne.n	8003186 <HAL_RCC_OscConfig+0x62>
 8003160:	4b90      	ldr	r3, [pc, #576]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003168:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800316c:	d10b      	bne.n	8003186 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316e:	4b8d      	ldr	r3, [pc, #564]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d06c      	beq.n	8003254 <HAL_RCC_OscConfig+0x130>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d168      	bne.n	8003254 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e275      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800318e:	d106      	bne.n	800319e <HAL_RCC_OscConfig+0x7a>
 8003190:	4b84      	ldr	r3, [pc, #528]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a83      	ldr	r2, [pc, #524]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	e02e      	b.n	80031fc <HAL_RCC_OscConfig+0xd8>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10c      	bne.n	80031c0 <HAL_RCC_OscConfig+0x9c>
 80031a6:	4b7f      	ldr	r3, [pc, #508]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a7e      	ldr	r2, [pc, #504]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	4b7c      	ldr	r3, [pc, #496]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a7b      	ldr	r2, [pc, #492]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	e01d      	b.n	80031fc <HAL_RCC_OscConfig+0xd8>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031c8:	d10c      	bne.n	80031e4 <HAL_RCC_OscConfig+0xc0>
 80031ca:	4b76      	ldr	r3, [pc, #472]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a75      	ldr	r2, [pc, #468]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	4b73      	ldr	r3, [pc, #460]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a72      	ldr	r2, [pc, #456]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	e00b      	b.n	80031fc <HAL_RCC_OscConfig+0xd8>
 80031e4:	4b6f      	ldr	r3, [pc, #444]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a6e      	ldr	r2, [pc, #440]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	4b6c      	ldr	r3, [pc, #432]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a6b      	ldr	r2, [pc, #428]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80031f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d013      	beq.n	800322c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003204:	f7fe fdb2 	bl	8001d6c <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800320c:	f7fe fdae 	bl	8001d6c <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b64      	cmp	r3, #100	@ 0x64
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e229      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	4b61      	ldr	r3, [pc, #388]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0f0      	beq.n	800320c <HAL_RCC_OscConfig+0xe8>
 800322a:	e014      	b.n	8003256 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322c:	f7fe fd9e 	bl	8001d6c <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003234:	f7fe fd9a 	bl	8001d6c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	@ 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e215      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	4b57      	ldr	r3, [pc, #348]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x110>
 8003252:	e000      	b.n	8003256 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d069      	beq.n	8003336 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003262:	4b50      	ldr	r3, [pc, #320]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00b      	beq.n	8003286 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800326e:	4b4d      	ldr	r3, [pc, #308]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 030c 	and.w	r3, r3, #12
 8003276:	2b08      	cmp	r3, #8
 8003278:	d11c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x190>
 800327a:	4b4a      	ldr	r3, [pc, #296]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d116      	bne.n	80032b4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003286:	4b47      	ldr	r3, [pc, #284]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <HAL_RCC_OscConfig+0x17a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d001      	beq.n	800329e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e1e9      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329e:	4b41      	ldr	r3, [pc, #260]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	493d      	ldr	r1, [pc, #244]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b2:	e040      	b.n	8003336 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d023      	beq.n	8003304 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032bc:	4b39      	ldr	r3, [pc, #228]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a38      	ldr	r2, [pc, #224]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032c2:	f043 0301 	orr.w	r3, r3, #1
 80032c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c8:	f7fe fd50 	bl	8001d6c <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d0:	f7fe fd4c 	bl	8001d6c <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e1c7      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e2:	4b30      	ldr	r3, [pc, #192]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ee:	4b2d      	ldr	r3, [pc, #180]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4929      	ldr	r1, [pc, #164]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]
 8003302:	e018      	b.n	8003336 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003304:	4b27      	ldr	r3, [pc, #156]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a26      	ldr	r2, [pc, #152]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 800330a:	f023 0301 	bic.w	r3, r3, #1
 800330e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7fe fd2c 	bl	8001d6c <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003318:	f7fe fd28 	bl	8001d6c <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e1a3      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332a:	4b1e      	ldr	r3, [pc, #120]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f0      	bne.n	8003318 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d038      	beq.n	80033b4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d019      	beq.n	800337e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800334a:	4b16      	ldr	r3, [pc, #88]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 800334c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800334e:	4a15      	ldr	r2, [pc, #84]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003350:	f043 0301 	orr.w	r3, r3, #1
 8003354:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003356:	f7fe fd09 	bl	8001d6c <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800335e:	f7fe fd05 	bl	8001d6c <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e180      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003370:	4b0c      	ldr	r3, [pc, #48]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x23a>
 800337c:	e01a      	b.n	80033b4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800337e:	4b09      	ldr	r3, [pc, #36]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003382:	4a08      	ldr	r2, [pc, #32]	@ (80033a4 <HAL_RCC_OscConfig+0x280>)
 8003384:	f023 0301 	bic.w	r3, r3, #1
 8003388:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338a:	f7fe fcef 	bl	8001d6c <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003390:	e00a      	b.n	80033a8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003392:	f7fe fceb 	bl	8001d6c <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d903      	bls.n	80033a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e166      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
 80033a4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a8:	4b92      	ldr	r3, [pc, #584]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80033aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1ee      	bne.n	8003392 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 80a4 	beq.w	800350a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033c2:	4b8c      	ldr	r3, [pc, #560]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10d      	bne.n	80033ea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ce:	4b89      	ldr	r3, [pc, #548]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80033d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d2:	4a88      	ldr	r2, [pc, #544]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80033d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033da:	4b86      	ldr	r3, [pc, #536]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033e6:	2301      	movs	r3, #1
 80033e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ea:	4b83      	ldr	r3, [pc, #524]	@ (80035f8 <HAL_RCC_OscConfig+0x4d4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d118      	bne.n	8003428 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80033f6:	4b80      	ldr	r3, [pc, #512]	@ (80035f8 <HAL_RCC_OscConfig+0x4d4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a7f      	ldr	r2, [pc, #508]	@ (80035f8 <HAL_RCC_OscConfig+0x4d4>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003402:	f7fe fcb3 	bl	8001d6c <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800340a:	f7fe fcaf 	bl	8001d6c <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b64      	cmp	r3, #100	@ 0x64
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e12a      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800341c:	4b76      	ldr	r3, [pc, #472]	@ (80035f8 <HAL_RCC_OscConfig+0x4d4>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f0      	beq.n	800340a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d106      	bne.n	800343e <HAL_RCC_OscConfig+0x31a>
 8003430:	4b70      	ldr	r3, [pc, #448]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003434:	4a6f      	ldr	r2, [pc, #444]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	6713      	str	r3, [r2, #112]	@ 0x70
 800343c:	e02d      	b.n	800349a <HAL_RCC_OscConfig+0x376>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10c      	bne.n	8003460 <HAL_RCC_OscConfig+0x33c>
 8003446:	4b6b      	ldr	r3, [pc, #428]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344a:	4a6a      	ldr	r2, [pc, #424]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	6713      	str	r3, [r2, #112]	@ 0x70
 8003452:	4b68      	ldr	r3, [pc, #416]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003456:	4a67      	ldr	r2, [pc, #412]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003458:	f023 0304 	bic.w	r3, r3, #4
 800345c:	6713      	str	r3, [r2, #112]	@ 0x70
 800345e:	e01c      	b.n	800349a <HAL_RCC_OscConfig+0x376>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	2b05      	cmp	r3, #5
 8003466:	d10c      	bne.n	8003482 <HAL_RCC_OscConfig+0x35e>
 8003468:	4b62      	ldr	r3, [pc, #392]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800346a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346c:	4a61      	ldr	r2, [pc, #388]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800346e:	f043 0304 	orr.w	r3, r3, #4
 8003472:	6713      	str	r3, [r2, #112]	@ 0x70
 8003474:	4b5f      	ldr	r3, [pc, #380]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	4a5e      	ldr	r2, [pc, #376]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003480:	e00b      	b.n	800349a <HAL_RCC_OscConfig+0x376>
 8003482:	4b5c      	ldr	r3, [pc, #368]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003486:	4a5b      	ldr	r2, [pc, #364]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003488:	f023 0301 	bic.w	r3, r3, #1
 800348c:	6713      	str	r3, [r2, #112]	@ 0x70
 800348e:	4b59      	ldr	r3, [pc, #356]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003492:	4a58      	ldr	r2, [pc, #352]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003494:	f023 0304 	bic.w	r3, r3, #4
 8003498:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d015      	beq.n	80034ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a2:	f7fe fc63 	bl	8001d6c <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a8:	e00a      	b.n	80034c0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034aa:	f7fe fc5f 	bl	8001d6c <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e0d8      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034c0:	4b4c      	ldr	r3, [pc, #304]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0ee      	beq.n	80034aa <HAL_RCC_OscConfig+0x386>
 80034cc:	e014      	b.n	80034f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ce:	f7fe fc4d 	bl	8001d6c <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d4:	e00a      	b.n	80034ec <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d6:	f7fe fc49 	bl	8001d6c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e0c2      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ec:	4b41      	ldr	r3, [pc, #260]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80034ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1ee      	bne.n	80034d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034f8:	7dfb      	ldrb	r3, [r7, #23]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d105      	bne.n	800350a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fe:	4b3d      	ldr	r3, [pc, #244]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003502:	4a3c      	ldr	r2, [pc, #240]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003508:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80ae 	beq.w	8003670 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003514:	4b37      	ldr	r3, [pc, #220]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f003 030c 	and.w	r3, r3, #12
 800351c:	2b08      	cmp	r3, #8
 800351e:	d06d      	beq.n	80035fc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	2b02      	cmp	r3, #2
 8003526:	d14b      	bne.n	80035c0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003528:	4b32      	ldr	r3, [pc, #200]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a31      	ldr	r2, [pc, #196]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800352e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fe fc1a 	bl	8001d6c <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800353c:	f7fe fc16 	bl	8001d6c <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e091      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69da      	ldr	r2, [r3, #28]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	019b      	lsls	r3, r3, #6
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003570:	085b      	lsrs	r3, r3, #1
 8003572:	3b01      	subs	r3, #1
 8003574:	041b      	lsls	r3, r3, #16
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357c:	061b      	lsls	r3, r3, #24
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	071b      	lsls	r3, r3, #28
 8003586:	491b      	ldr	r1, [pc, #108]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003588:	4313      	orrs	r3, r2
 800358a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800358c:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a18      	ldr	r2, [pc, #96]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 8003592:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe fbe8 	bl	8001d6c <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a0:	f7fe fbe4 	bl	8001d6c <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e05f      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b2:	4b10      	ldr	r3, [pc, #64]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0x47c>
 80035be:	e057      	b.n	8003670 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035c0:	4b0c      	ldr	r3, [pc, #48]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a0b      	ldr	r2, [pc, #44]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80035c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035cc:	f7fe fbce 	bl	8001d6c <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d4:	f7fe fbca 	bl	8001d6c <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e045      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e6:	4b03      	ldr	r3, [pc, #12]	@ (80035f4 <HAL_RCC_OscConfig+0x4d0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x4b0>
 80035f2:	e03d      	b.n	8003670 <HAL_RCC_OscConfig+0x54c>
 80035f4:	40023800 	.word	0x40023800
 80035f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80035fc:	4b1f      	ldr	r3, [pc, #124]	@ (800367c <HAL_RCC_OscConfig+0x558>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d030      	beq.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003614:	429a      	cmp	r2, r3
 8003616:	d129      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003622:	429a      	cmp	r2, r3
 8003624:	d122      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800362c:	4013      	ands	r3, r2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003632:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003634:	4293      	cmp	r3, r2
 8003636:	d119      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003642:	085b      	lsrs	r3, r3, #1
 8003644:	3b01      	subs	r3, #1
 8003646:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003648:	429a      	cmp	r2, r3
 800364a:	d10f      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003656:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003658:	429a      	cmp	r2, r3
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40023800 	.word	0x40023800

08003680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0d0      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003698:	4b6a      	ldr	r3, [pc, #424]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d910      	bls.n	80036c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a6:	4b67      	ldr	r3, [pc, #412]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 020f 	bic.w	r2, r3, #15
 80036ae:	4965      	ldr	r1, [pc, #404]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b63      	ldr	r3, [pc, #396]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0b8      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e0:	4b59      	ldr	r3, [pc, #356]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	4a58      	ldr	r2, [pc, #352]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f8:	4b53      	ldr	r3, [pc, #332]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a52      	ldr	r2, [pc, #328]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003702:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003704:	4b50      	ldr	r3, [pc, #320]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	494d      	ldr	r1, [pc, #308]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003712:	4313      	orrs	r3, r2
 8003714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d040      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d107      	bne.n	800373a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372a:	4b47      	ldr	r3, [pc, #284]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d115      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e07f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d107      	bne.n	8003752 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003742:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d109      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e073      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003752:	4b3d      	ldr	r3, [pc, #244]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e06b      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003762:	4b39      	ldr	r3, [pc, #228]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f023 0203 	bic.w	r2, r3, #3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	4936      	ldr	r1, [pc, #216]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	4313      	orrs	r3, r2
 8003772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003774:	f7fe fafa 	bl	8001d6c <HAL_GetTick>
 8003778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800377a:	e00a      	b.n	8003792 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800377c:	f7fe faf6 	bl	8001d6c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800378a:	4293      	cmp	r3, r2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e053      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003792:	4b2d      	ldr	r3, [pc, #180]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 020c 	and.w	r2, r3, #12
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d1eb      	bne.n	800377c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037a4:	4b27      	ldr	r3, [pc, #156]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 030f 	and.w	r3, r3, #15
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d210      	bcs.n	80037d4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b2:	4b24      	ldr	r3, [pc, #144]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f023 020f 	bic.w	r2, r3, #15
 80037ba:	4922      	ldr	r1, [pc, #136]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	4313      	orrs	r3, r2
 80037c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c2:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e032      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d008      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e0:	4b19      	ldr	r3, [pc, #100]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4916      	ldr	r1, [pc, #88]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	490e      	ldr	r1, [pc, #56]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800380e:	4313      	orrs	r3, r2
 8003810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003812:	f000 f821 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8003816:	4602      	mov	r2, r0
 8003818:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	490a      	ldr	r1, [pc, #40]	@ (800384c <HAL_RCC_ClockConfig+0x1cc>)
 8003824:	5ccb      	ldrb	r3, [r1, r3]
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
 800382a:	4a09      	ldr	r2, [pc, #36]	@ (8003850 <HAL_RCC_ClockConfig+0x1d0>)
 800382c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800382e:	4b09      	ldr	r3, [pc, #36]	@ (8003854 <HAL_RCC_ClockConfig+0x1d4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fa56 	bl	8001ce4 <HAL_InitTick>

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023c00 	.word	0x40023c00
 8003848:	40023800 	.word	0x40023800
 800384c:	080773d8 	.word	0x080773d8
 8003850:	20000000 	.word	0x20000000
 8003854:	20000024 	.word	0x20000024

08003858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800385c:	b094      	sub	sp, #80	@ 0x50
 800385e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003860:	2300      	movs	r3, #0
 8003862:	647b      	str	r3, [r7, #68]	@ 0x44
 8003864:	2300      	movs	r3, #0
 8003866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003868:	2300      	movs	r3, #0
 800386a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003870:	4b79      	ldr	r3, [pc, #484]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b08      	cmp	r3, #8
 800387a:	d00d      	beq.n	8003898 <HAL_RCC_GetSysClockFreq+0x40>
 800387c:	2b08      	cmp	r3, #8
 800387e:	f200 80e1 	bhi.w	8003a44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003882:	2b00      	cmp	r3, #0
 8003884:	d002      	beq.n	800388c <HAL_RCC_GetSysClockFreq+0x34>
 8003886:	2b04      	cmp	r3, #4
 8003888:	d003      	beq.n	8003892 <HAL_RCC_GetSysClockFreq+0x3a>
 800388a:	e0db      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800388c:	4b73      	ldr	r3, [pc, #460]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x204>)
 800388e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003890:	e0db      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003892:	4b73      	ldr	r3, [pc, #460]	@ (8003a60 <HAL_RCC_GetSysClockFreq+0x208>)
 8003894:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003896:	e0d8      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003898:	4b6f      	ldr	r3, [pc, #444]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80038a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d063      	beq.n	8003976 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	099b      	lsrs	r3, r3, #6
 80038b4:	2200      	movs	r2, #0
 80038b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038c2:	2300      	movs	r3, #0
 80038c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038ca:	4622      	mov	r2, r4
 80038cc:	462b      	mov	r3, r5
 80038ce:	f04f 0000 	mov.w	r0, #0
 80038d2:	f04f 0100 	mov.w	r1, #0
 80038d6:	0159      	lsls	r1, r3, #5
 80038d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038dc:	0150      	lsls	r0, r2, #5
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4621      	mov	r1, r4
 80038e4:	1a51      	subs	r1, r2, r1
 80038e6:	6139      	str	r1, [r7, #16]
 80038e8:	4629      	mov	r1, r5
 80038ea:	eb63 0301 	sbc.w	r3, r3, r1
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038fc:	4659      	mov	r1, fp
 80038fe:	018b      	lsls	r3, r1, #6
 8003900:	4651      	mov	r1, sl
 8003902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003906:	4651      	mov	r1, sl
 8003908:	018a      	lsls	r2, r1, #6
 800390a:	4651      	mov	r1, sl
 800390c:	ebb2 0801 	subs.w	r8, r2, r1
 8003910:	4659      	mov	r1, fp
 8003912:	eb63 0901 	sbc.w	r9, r3, r1
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800392a:	4690      	mov	r8, r2
 800392c:	4699      	mov	r9, r3
 800392e:	4623      	mov	r3, r4
 8003930:	eb18 0303 	adds.w	r3, r8, r3
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	462b      	mov	r3, r5
 8003938:	eb49 0303 	adc.w	r3, r9, r3
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800394a:	4629      	mov	r1, r5
 800394c:	024b      	lsls	r3, r1, #9
 800394e:	4621      	mov	r1, r4
 8003950:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003954:	4621      	mov	r1, r4
 8003956:	024a      	lsls	r2, r1, #9
 8003958:	4610      	mov	r0, r2
 800395a:	4619      	mov	r1, r3
 800395c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800395e:	2200      	movs	r2, #0
 8003960:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003964:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003968:	f7fc fcc2 	bl	80002f0 <__aeabi_uldivmod>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4613      	mov	r3, r2
 8003972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003974:	e058      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003976:	4b38      	ldr	r3, [pc, #224]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	2200      	movs	r2, #0
 800397e:	4618      	mov	r0, r3
 8003980:	4611      	mov	r1, r2
 8003982:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003986:	623b      	str	r3, [r7, #32]
 8003988:	2300      	movs	r3, #0
 800398a:	627b      	str	r3, [r7, #36]	@ 0x24
 800398c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003990:	4642      	mov	r2, r8
 8003992:	464b      	mov	r3, r9
 8003994:	f04f 0000 	mov.w	r0, #0
 8003998:	f04f 0100 	mov.w	r1, #0
 800399c:	0159      	lsls	r1, r3, #5
 800399e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a2:	0150      	lsls	r0, r2, #5
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4641      	mov	r1, r8
 80039aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80039ae:	4649      	mov	r1, r9
 80039b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039c8:	ebb2 040a 	subs.w	r4, r2, sl
 80039cc:	eb63 050b 	sbc.w	r5, r3, fp
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	00eb      	lsls	r3, r5, #3
 80039da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039de:	00e2      	lsls	r2, r4, #3
 80039e0:	4614      	mov	r4, r2
 80039e2:	461d      	mov	r5, r3
 80039e4:	4643      	mov	r3, r8
 80039e6:	18e3      	adds	r3, r4, r3
 80039e8:	603b      	str	r3, [r7, #0]
 80039ea:	464b      	mov	r3, r9
 80039ec:	eb45 0303 	adc.w	r3, r5, r3
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	f04f 0300 	mov.w	r3, #0
 80039fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039fe:	4629      	mov	r1, r5
 8003a00:	028b      	lsls	r3, r1, #10
 8003a02:	4621      	mov	r1, r4
 8003a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a08:	4621      	mov	r1, r4
 8003a0a:	028a      	lsls	r2, r1, #10
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	4619      	mov	r1, r3
 8003a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a12:	2200      	movs	r2, #0
 8003a14:	61bb      	str	r3, [r7, #24]
 8003a16:	61fa      	str	r2, [r7, #28]
 8003a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a1c:	f7fc fc68 	bl	80002f0 <__aeabi_uldivmod>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4613      	mov	r3, r2
 8003a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	0c1b      	lsrs	r3, r3, #16
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	3301      	adds	r3, #1
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a42:	e002      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a44:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x204>)
 8003a46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3750      	adds	r7, #80	@ 0x50
 8003a50:	46bd      	mov	sp, r7
 8003a52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	00f42400 	.word	0x00f42400
 8003a60:	007a1200 	.word	0x007a1200

08003a64 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a68:	4b03      	ldr	r3, [pc, #12]	@ (8003a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	20000000 	.word	0x20000000

08003a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a80:	f7ff fff0 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	0a9b      	lsrs	r3, r3, #10
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4903      	ldr	r1, [pc, #12]	@ (8003aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a92:	5ccb      	ldrb	r3, [r1, r3]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	080773e8 	.word	0x080773e8

08003aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003aa8:	f7ff ffdc 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003aac:	4602      	mov	r2, r0
 8003aae:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	0b5b      	lsrs	r3, r3, #13
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	4903      	ldr	r1, [pc, #12]	@ (8003ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aba:	5ccb      	ldrb	r3, [r1, r3]
 8003abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	080773e8 	.word	0x080773e8

08003acc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d012      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003af4:	4b69      	ldr	r3, [pc, #420]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	4a68      	ldr	r2, [pc, #416]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003afe:	6093      	str	r3, [r2, #8]
 8003b00:	4b66      	ldr	r3, [pc, #408]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b08:	4964      	ldr	r1, [pc, #400]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003b16:	2301      	movs	r3, #1
 8003b18:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d017      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b26:	4b5d      	ldr	r3, [pc, #372]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b2c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b34:	4959      	ldr	r1, [pc, #356]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b44:	d101      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003b46:	2301      	movs	r3, #1
 8003b48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003b52:	2301      	movs	r3, #1
 8003b54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d017      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b62:	4b4e      	ldr	r3, [pc, #312]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b68:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b70:	494a      	ldr	r1, [pc, #296]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b80:	d101      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003b82:	2301      	movs	r3, #1
 8003b84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 808b 	beq.w	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb0:	4b3a      	ldr	r3, [pc, #232]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb4:	4a39      	ldr	r2, [pc, #228]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bbc:	4b37      	ldr	r3, [pc, #220]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003bc8:	4b35      	ldr	r3, [pc, #212]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a34      	ldr	r2, [pc, #208]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd4:	f7fe f8ca 	bl	8001d6c <HAL_GetTick>
 8003bd8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bdc:	f7fe f8c6 	bl	8001d6c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	@ 0x64
 8003be8:	d901      	bls.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e38f      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bee:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d0f0      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bfa:	4b28      	ldr	r3, [pc, #160]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c02:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d035      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d02e      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c18:	4b20      	ldr	r3, [pc, #128]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c20:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c22:	4b1e      	ldr	r3, [pc, #120]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c26:	4a1d      	ldr	r2, [pc, #116]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c2c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a1a      	ldr	r2, [pc, #104]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c38:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003c3a:	4a18      	ldr	r2, [pc, #96]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c40:	4b16      	ldr	r3, [pc, #88]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d114      	bne.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4c:	f7fe f88e 	bl	8001d6c <HAL_GetTick>
 8003c50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c52:	e00a      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c54:	f7fe f88a 	bl	8001d6c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e351      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0ee      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c82:	d111      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c90:	4b04      	ldr	r3, [pc, #16]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c92:	400b      	ands	r3, r1
 8003c94:	4901      	ldr	r1, [pc, #4]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	608b      	str	r3, [r1, #8]
 8003c9a:	e00b      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	40007000 	.word	0x40007000
 8003ca4:	0ffffcff 	.word	0x0ffffcff
 8003ca8:	4bac      	ldr	r3, [pc, #688]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	4aab      	ldr	r2, [pc, #684]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003cb2:	6093      	str	r3, [r2, #8]
 8003cb4:	4ba9      	ldr	r3, [pc, #676]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cb6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc0:	49a6      	ldr	r1, [pc, #664]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0310 	and.w	r3, r3, #16
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d010      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cd2:	4ba2      	ldr	r3, [pc, #648]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cd8:	4aa0      	ldr	r2, [pc, #640]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cde:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003ce2:	4b9e      	ldr	r3, [pc, #632]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cec:	499b      	ldr	r1, [pc, #620]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d00:	4b96      	ldr	r3, [pc, #600]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d06:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d0e:	4993      	ldr	r1, [pc, #588]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d22:	4b8e      	ldr	r3, [pc, #568]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d28:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d30:	498a      	ldr	r1, [pc, #552]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d44:	4b85      	ldr	r3, [pc, #532]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d52:	4982      	ldr	r1, [pc, #520]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d66:	4b7d      	ldr	r3, [pc, #500]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d74:	4979      	ldr	r1, [pc, #484]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d88:	4b74      	ldr	r3, [pc, #464]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8e:	f023 0203 	bic.w	r2, r3, #3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	4971      	ldr	r1, [pc, #452]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003daa:	4b6c      	ldr	r3, [pc, #432]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f023 020c 	bic.w	r2, r3, #12
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db8:	4968      	ldr	r1, [pc, #416]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00a      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dcc:	4b63      	ldr	r3, [pc, #396]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dda:	4960      	ldr	r1, [pc, #384]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00a      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003dee:	4b5b      	ldr	r3, [pc, #364]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfc:	4957      	ldr	r1, [pc, #348]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e10:	4b52      	ldr	r3, [pc, #328]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e16:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1e:	494f      	ldr	r1, [pc, #316]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e32:	4b4a      	ldr	r3, [pc, #296]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e38:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e40:	4946      	ldr	r1, [pc, #280]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00a      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003e54:	4b41      	ldr	r3, [pc, #260]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	493e      	ldr	r1, [pc, #248]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003e76:	4b39      	ldr	r3, [pc, #228]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e84:	4935      	ldr	r1, [pc, #212]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00a      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e98:	4b30      	ldr	r3, [pc, #192]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ea6:	492d      	ldr	r1, [pc, #180]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d011      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003eba:	4b28      	ldr	r3, [pc, #160]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ec8:	4924      	ldr	r1, [pc, #144]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ed4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ed8:	d101      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003eda:	2301      	movs	r3, #1
 8003edc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003eea:	2301      	movs	r3, #1
 8003eec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00a      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003efa:	4b18      	ldr	r3, [pc, #96]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f00:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f08:	4914      	ldr	r1, [pc, #80]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00b      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f2c:	490b      	ldr	r1, [pc, #44]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00f      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003f40:	4b06      	ldr	r3, [pc, #24]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f46:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f50:	4902      	ldr	r1, [pc, #8]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f58:	e002      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003f5a:	bf00      	nop
 8003f5c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00b      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f6c:	4b8a      	ldr	r3, [pc, #552]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	4986      	ldr	r1, [pc, #536]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00b      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f90:	4b81      	ldr	r3, [pc, #516]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f96:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fa0:	497d      	ldr	r1, [pc, #500]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d006      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 80d6 	beq.w	8004168 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fbc:	4b76      	ldr	r3, [pc, #472]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a75      	ldr	r2, [pc, #468]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc8:	f7fd fed0 	bl	8001d6c <HAL_GetTick>
 8003fcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fd0:	f7fd fecc 	bl	8001d6c <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b64      	cmp	r3, #100	@ 0x64
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e195      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d021      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d11d      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004002:	4b65      	ldr	r3, [pc, #404]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004004:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004008:	0c1b      	lsrs	r3, r3, #16
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004010:	4b61      	ldr	r3, [pc, #388]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004016:	0e1b      	lsrs	r3, r3, #24
 8004018:	f003 030f 	and.w	r3, r3, #15
 800401c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	019a      	lsls	r2, r3, #6
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	041b      	lsls	r3, r3, #16
 8004028:	431a      	orrs	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	061b      	lsls	r3, r3, #24
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	071b      	lsls	r3, r3, #28
 8004036:	4958      	ldr	r1, [pc, #352]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d004      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004052:	d00a      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800405c:	2b00      	cmp	r3, #0
 800405e:	d02e      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004068:	d129      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800406a:	4b4b      	ldr	r3, [pc, #300]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800406c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004070:	0c1b      	lsrs	r3, r3, #16
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004078:	4b47      	ldr	r3, [pc, #284]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800407a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800407e:	0f1b      	lsrs	r3, r3, #28
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	019a      	lsls	r2, r3, #6
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	041b      	lsls	r3, r3, #16
 8004090:	431a      	orrs	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	061b      	lsls	r3, r3, #24
 8004098:	431a      	orrs	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	071b      	lsls	r3, r3, #28
 800409e:	493e      	ldr	r1, [pc, #248]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80040a6:	4b3c      	ldr	r3, [pc, #240]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040ac:	f023 021f 	bic.w	r2, r3, #31
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	3b01      	subs	r3, #1
 80040b6:	4938      	ldr	r1, [pc, #224]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01d      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80040ca:	4b33      	ldr	r3, [pc, #204]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040d0:	0e1b      	lsrs	r3, r3, #24
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040d8:	4b2f      	ldr	r3, [pc, #188]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040de:	0f1b      	lsrs	r3, r3, #28
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	019a      	lsls	r2, r3, #6
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	041b      	lsls	r3, r3, #16
 80040f2:	431a      	orrs	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	061b      	lsls	r3, r3, #24
 80040f8:	431a      	orrs	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	071b      	lsls	r3, r3, #28
 80040fe:	4926      	ldr	r1, [pc, #152]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d011      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	019a      	lsls	r2, r3, #6
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	041b      	lsls	r3, r3, #16
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	061b      	lsls	r3, r3, #24
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	071b      	lsls	r3, r3, #28
 800412e:	491a      	ldr	r1, [pc, #104]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004136:	4b18      	ldr	r3, [pc, #96]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a17      	ldr	r2, [pc, #92]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800413c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004140:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004142:	f7fd fe13 	bl	8001d6c <HAL_GetTick>
 8004146:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004148:	e008      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800414a:	f7fd fe0f 	bl	8001d6c <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b64      	cmp	r3, #100	@ 0x64
 8004156:	d901      	bls.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e0d8      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800415c:	4b0e      	ldr	r3, [pc, #56]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0f0      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	2b01      	cmp	r3, #1
 800416c:	f040 80ce 	bne.w	800430c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a08      	ldr	r2, [pc, #32]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004176:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800417a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800417c:	f7fd fdf6 	bl	8001d6c <HAL_GetTick>
 8004180:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004182:	e00b      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004184:	f7fd fdf2 	bl	8001d6c <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b64      	cmp	r3, #100	@ 0x64
 8004190:	d904      	bls.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e0bb      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800419c:	4b5e      	ldr	r3, [pc, #376]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041a8:	d0ec      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d02e      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d12a      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041d2:	4b51      	ldr	r3, [pc, #324]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d8:	0c1b      	lsrs	r3, r3, #16
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e6:	0f1b      	lsrs	r3, r3, #28
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	019a      	lsls	r2, r3, #6
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	041b      	lsls	r3, r3, #16
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	061b      	lsls	r3, r3, #24
 8004200:	431a      	orrs	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	071b      	lsls	r3, r3, #28
 8004206:	4944      	ldr	r1, [pc, #272]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004208:	4313      	orrs	r3, r2
 800420a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800420e:	4b42      	ldr	r3, [pc, #264]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004210:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004214:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421c:	3b01      	subs	r3, #1
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	493d      	ldr	r1, [pc, #244]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d022      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800423c:	d11d      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800423e:	4b36      	ldr	r3, [pc, #216]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004244:	0e1b      	lsrs	r3, r3, #24
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800424c:	4b32      	ldr	r3, [pc, #200]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800424e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004252:	0f1b      	lsrs	r3, r3, #28
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	019a      	lsls	r2, r3, #6
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	041b      	lsls	r3, r3, #16
 8004266:	431a      	orrs	r2, r3
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	061b      	lsls	r3, r3, #24
 800426c:	431a      	orrs	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	071b      	lsls	r3, r3, #28
 8004272:	4929      	ldr	r1, [pc, #164]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004274:	4313      	orrs	r3, r2
 8004276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0308 	and.w	r3, r3, #8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d028      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004286:	4b24      	ldr	r3, [pc, #144]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428c:	0e1b      	lsrs	r3, r3, #24
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004294:	4b20      	ldr	r3, [pc, #128]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429a:	0c1b      	lsrs	r3, r3, #16
 800429c:	f003 0303 	and.w	r3, r3, #3
 80042a0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	019a      	lsls	r2, r3, #6
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	041b      	lsls	r3, r3, #16
 80042ac:	431a      	orrs	r2, r3
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	061b      	lsls	r3, r3, #24
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	071b      	lsls	r3, r3, #28
 80042ba:	4917      	ldr	r1, [pc, #92]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80042c2:	4b15      	ldr	r3, [pc, #84]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d0:	4911      	ldr	r1, [pc, #68]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80042d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042e4:	f7fd fd42 	bl	8001d6c <HAL_GetTick>
 80042e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042ea:	e008      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042ec:	f7fd fd3e 	bl	8001d6c <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b64      	cmp	r3, #100	@ 0x64
 80042f8:	d901      	bls.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e007      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042fe:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004306:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800430a:	d1ef      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3720      	adds	r7, #32
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40023800 	.word	0x40023800

0800431c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e01c      	b.n	8004368 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	795b      	ldrb	r3, [r3, #5]
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	d105      	bne.n	8004344 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fc fda0 	bl	8000e84 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0204 	orr.w	r2, r2, #4
 8004358:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800437a:	2300      	movs	r3, #0
 800437c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	791b      	ldrb	r3, [r3, #4]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <HAL_RNG_GenerateRandomNumber+0x1a>
 8004386:	2302      	movs	r3, #2
 8004388:	e044      	b.n	8004414 <HAL_RNG_GenerateRandomNumber+0xa4>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	795b      	ldrb	r3, [r3, #5]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b01      	cmp	r3, #1
 8004398:	d133      	bne.n	8004402 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2202      	movs	r2, #2
 800439e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80043a0:	f7fd fce4 	bl	8001d6c <HAL_GetTick>
 80043a4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80043a6:	e018      	b.n	80043da <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80043a8:	f7fd fce0 	bl	8001d6c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d911      	bls.n	80043da <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d00a      	beq.n	80043da <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2202      	movs	r2, #2
 80043ce:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e01c      	b.n	8004414 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d1df      	bne.n	80043a8 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	715a      	strb	r2, [r3, #5]
 8004400:	e004      	b.n	800440c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2204      	movs	r2, #4
 8004406:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	711a      	strb	r2, [r3, #4]

  return status;
 8004412:	7bfb      	ldrb	r3, [r7, #15]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e09d      	b.n	800456a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004432:	2b00      	cmp	r3, #0
 8004434:	d108      	bne.n	8004448 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800443e:	d009      	beq.n	8004454 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	61da      	str	r2, [r3, #28]
 8004446:	e005      	b.n	8004454 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	d106      	bne.n	8004474 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7fc fd7a 	bl	8000f68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800448a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004494:	d902      	bls.n	800449c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004496:	2300      	movs	r3, #0
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	e002      	b.n	80044a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800449c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80044aa:	d007      	beq.n	80044bc <HAL_SPI_Init+0xa0>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044b4:	d002      	beq.n	80044bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	431a      	orrs	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044f4:	431a      	orrs	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fe:	ea42 0103 	orr.w	r1, r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	0c1b      	lsrs	r3, r3, #16
 8004518:	f003 0204 	and.w	r2, r3, #4
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	f003 0310 	and.w	r3, r3, #16
 8004524:	431a      	orrs	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004538:	ea42 0103 	orr.w	r1, r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004558:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b088      	sub	sp, #32
 8004576:	af00      	add	r7, sp, #0
 8004578:	60f8      	str	r0, [r7, #12]
 800457a:	60b9      	str	r1, [r7, #8]
 800457c:	603b      	str	r3, [r7, #0]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004582:	f7fd fbf3 	bl	8001d6c <HAL_GetTick>
 8004586:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b01      	cmp	r3, #1
 8004596:	d001      	beq.n	800459c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004598:	2302      	movs	r3, #2
 800459a:	e15c      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <HAL_SPI_Transmit+0x36>
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e154      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_SPI_Transmit+0x48>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e14d      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2203      	movs	r2, #3
 80045c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	88fa      	ldrh	r2, [r7, #6]
 80045da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	88fa      	ldrh	r2, [r7, #6]
 80045e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800460c:	d10f      	bne.n	800462e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800461c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800462c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004638:	2b40      	cmp	r3, #64	@ 0x40
 800463a:	d007      	beq.n	800464c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800464a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004654:	d952      	bls.n	80046fc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_SPI_Transmit+0xf2>
 800465e:	8b7b      	ldrh	r3, [r7, #26]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d145      	bne.n	80046f0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	881a      	ldrh	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004674:	1c9a      	adds	r2, r3, #2
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800467e:	b29b      	uxth	r3, r3
 8004680:	3b01      	subs	r3, #1
 8004682:	b29a      	uxth	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004688:	e032      	b.n	80046f0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b02      	cmp	r3, #2
 8004696:	d112      	bne.n	80046be <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469c:	881a      	ldrh	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	1c9a      	adds	r2, r3, #2
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046bc:	e018      	b.n	80046f0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046be:	f7fd fb55 	bl	8001d6c <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d803      	bhi.n	80046d6 <HAL_SPI_Transmit+0x164>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d4:	d102      	bne.n	80046dc <HAL_SPI_Transmit+0x16a>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d109      	bne.n	80046f0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e0b2      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1c7      	bne.n	800468a <HAL_SPI_Transmit+0x118>
 80046fa:	e083      	b.n	8004804 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d002      	beq.n	800470a <HAL_SPI_Transmit+0x198>
 8004704:	8b7b      	ldrh	r3, [r7, #26]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d177      	bne.n	80047fa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d912      	bls.n	800473a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	881a      	ldrh	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	1c9a      	adds	r2, r3, #2
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b02      	subs	r3, #2
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004738:	e05f      	b.n	80047fa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	330c      	adds	r3, #12
 8004744:	7812      	ldrb	r2, [r2, #0]
 8004746:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004760:	e04b      	b.n	80047fa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b02      	cmp	r3, #2
 800476e:	d12b      	bne.n	80047c8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d912      	bls.n	80047a0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477e:	881a      	ldrh	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478a:	1c9a      	adds	r2, r3, #2
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004794:	b29b      	uxth	r3, r3
 8004796:	3b02      	subs	r3, #2
 8004798:	b29a      	uxth	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800479e:	e02c      	b.n	80047fa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	330c      	adds	r3, #12
 80047aa:	7812      	ldrb	r2, [r2, #0]
 80047ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047c6:	e018      	b.n	80047fa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047c8:	f7fd fad0 	bl	8001d6c <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d803      	bhi.n	80047e0 <HAL_SPI_Transmit+0x26e>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047de:	d102      	bne.n	80047e6 <HAL_SPI_Transmit+0x274>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e02d      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fe:	b29b      	uxth	r3, r3
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1ae      	bne.n	8004762 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004804:	69fa      	ldr	r2, [r7, #28]
 8004806:	6839      	ldr	r1, [r7, #0]
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 f947 	bl	8004a9c <SPI_EndRxTxTransaction>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2220      	movs	r2, #32
 8004818:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10a      	bne.n	8004838 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	617b      	str	r3, [r7, #20]
 8004836:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e000      	b.n	8004856 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004854:	2300      	movs	r3, #0
  }
}
 8004856:	4618      	mov	r0, r3
 8004858:	3720      	adds	r7, #32
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	4613      	mov	r3, r2
 800486e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004870:	f7fd fa7c 	bl	8001d6c <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	4413      	add	r3, r2
 800487e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004880:	f7fd fa74 	bl	8001d6c <HAL_GetTick>
 8004884:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004886:	4b39      	ldr	r3, [pc, #228]	@ (800496c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	015b      	lsls	r3, r3, #5
 800488c:	0d1b      	lsrs	r3, r3, #20
 800488e:	69fa      	ldr	r2, [r7, #28]
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004896:	e055      	b.n	8004944 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489e:	d051      	beq.n	8004944 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048a0:	f7fd fa64 	bl	8001d6c <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d902      	bls.n	80048b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d13d      	bne.n	8004932 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80048c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048ce:	d111      	bne.n	80048f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048d8:	d004      	beq.n	80048e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e2:	d107      	bne.n	80048f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fc:	d10f      	bne.n	800491e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800491c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e018      	b.n	8004964 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d102      	bne.n	800493e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	61fb      	str	r3, [r7, #28]
 800493c:	e002      	b.n	8004944 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	3b01      	subs	r3, #1
 8004942:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	4013      	ands	r3, r2
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	429a      	cmp	r2, r3
 8004952:	bf0c      	ite	eq
 8004954:	2301      	moveq	r3, #1
 8004956:	2300      	movne	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	461a      	mov	r2, r3
 800495c:	79fb      	ldrb	r3, [r7, #7]
 800495e:	429a      	cmp	r2, r3
 8004960:	d19a      	bne.n	8004898 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3720      	adds	r7, #32
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	20000000 	.word	0x20000000

08004970 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	@ 0x28
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004982:	f7fd f9f3 	bl	8001d6c <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	4413      	add	r3, r2
 8004990:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004992:	f7fd f9eb 	bl	8001d6c <HAL_GetTick>
 8004996:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	330c      	adds	r3, #12
 800499e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80049a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004a98 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	4613      	mov	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	00da      	lsls	r2, r3, #3
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	0d1b      	lsrs	r3, r3, #20
 80049b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b2:	fb02 f303 	mul.w	r3, r2, r3
 80049b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80049b8:	e061      	b.n	8004a7e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80049c0:	d107      	bne.n	80049d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d104      	bne.n	80049d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80049d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d8:	d051      	beq.n	8004a7e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049da:	f7fd f9c7 	bl	8001d6c <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	6a3b      	ldr	r3, [r7, #32]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d902      	bls.n	80049f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d13d      	bne.n	8004a6c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a08:	d111      	bne.n	8004a2e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a12:	d004      	beq.n	8004a1e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a1c:	d107      	bne.n	8004a2e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a36:	d10f      	bne.n	8004a58 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a56:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e011      	b.n	8004a90 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d102      	bne.n	8004a78 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a76:	e002      	b.n	8004a7e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	4013      	ands	r3, r2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d195      	bne.n	80049ba <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3728      	adds	r7, #40	@ 0x28
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	20000000 	.word	0x20000000

08004a9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f7ff ff5b 	bl	8004970 <SPI_WaitFifoStateUntilTimeout>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d007      	beq.n	8004ad0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e046      	b.n	8004b5e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ad0:	4b25      	ldr	r3, [pc, #148]	@ (8004b68 <SPI_EndRxTxTransaction+0xcc>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a25      	ldr	r2, [pc, #148]	@ (8004b6c <SPI_EndRxTxTransaction+0xd0>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	0d5b      	lsrs	r3, r3, #21
 8004adc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aee:	d112      	bne.n	8004b16 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2200      	movs	r2, #0
 8004af8:	2180      	movs	r1, #128	@ 0x80
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f7ff feb0 	bl	8004860 <SPI_WaitFlagStateUntilTimeout>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d016      	beq.n	8004b34 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b0a:	f043 0220 	orr.w	r2, r3, #32
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e023      	b.n	8004b5e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00a      	beq.n	8004b32 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b2c:	2b80      	cmp	r3, #128	@ 0x80
 8004b2e:	d0f2      	beq.n	8004b16 <SPI_EndRxTxTransaction+0x7a>
 8004b30:	e000      	b.n	8004b34 <SPI_EndRxTxTransaction+0x98>
        break;
 8004b32:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f7ff ff15 	bl	8004970 <SPI_WaitFifoStateUntilTimeout>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d007      	beq.n	8004b5c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b50:	f043 0220 	orr.w	r2, r3, #32
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e000      	b.n	8004b5e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000000 	.word	0x20000000
 8004b6c:	165e9f81 	.word	0x165e9f81

08004b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e049      	b.n	8004c16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fc fc32 	bl	8001400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 f900 	bl	8004db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d101      	bne.n	8004c3c <HAL_TIM_ConfigClockSource+0x1c>
 8004c38:	2302      	movs	r3, #2
 8004c3a:	e0b4      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x186>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	4b56      	ldr	r3, [pc, #344]	@ (8004db0 <HAL_TIM_ConfigClockSource+0x190>)
 8004c58:	4013      	ands	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c74:	d03e      	beq.n	8004cf4 <HAL_TIM_ConfigClockSource+0xd4>
 8004c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c7a:	f200 8087 	bhi.w	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c82:	f000 8086 	beq.w	8004d92 <HAL_TIM_ConfigClockSource+0x172>
 8004c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8a:	d87f      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004c8c:	2b70      	cmp	r3, #112	@ 0x70
 8004c8e:	d01a      	beq.n	8004cc6 <HAL_TIM_ConfigClockSource+0xa6>
 8004c90:	2b70      	cmp	r3, #112	@ 0x70
 8004c92:	d87b      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004c94:	2b60      	cmp	r3, #96	@ 0x60
 8004c96:	d050      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x11a>
 8004c98:	2b60      	cmp	r3, #96	@ 0x60
 8004c9a:	d877      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004c9c:	2b50      	cmp	r3, #80	@ 0x50
 8004c9e:	d03c      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0xfa>
 8004ca0:	2b50      	cmp	r3, #80	@ 0x50
 8004ca2:	d873      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004ca4:	2b40      	cmp	r3, #64	@ 0x40
 8004ca6:	d058      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x13a>
 8004ca8:	2b40      	cmp	r3, #64	@ 0x40
 8004caa:	d86f      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004cac:	2b30      	cmp	r3, #48	@ 0x30
 8004cae:	d064      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x15a>
 8004cb0:	2b30      	cmp	r3, #48	@ 0x30
 8004cb2:	d86b      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004cb4:	2b20      	cmp	r3, #32
 8004cb6:	d060      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x15a>
 8004cb8:	2b20      	cmp	r3, #32
 8004cba:	d867      	bhi.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d05c      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x15a>
 8004cc0:	2b10      	cmp	r3, #16
 8004cc2:	d05a      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x15a>
 8004cc4:	e062      	b.n	8004d8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cd6:	f000 f98d 	bl	8004ff4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ce8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	609a      	str	r2, [r3, #8]
      break;
 8004cf2:	e04f      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d04:	f000 f976 	bl	8004ff4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d16:	609a      	str	r2, [r3, #8]
      break;
 8004d18:	e03c      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d26:	461a      	mov	r2, r3
 8004d28:	f000 f8ea 	bl	8004f00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2150      	movs	r1, #80	@ 0x50
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 f943 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004d38:	e02c      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d46:	461a      	mov	r2, r3
 8004d48:	f000 f909 	bl	8004f5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2160      	movs	r1, #96	@ 0x60
 8004d52:	4618      	mov	r0, r3
 8004d54:	f000 f933 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004d58:	e01c      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d66:	461a      	mov	r2, r3
 8004d68:	f000 f8ca 	bl	8004f00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2140      	movs	r1, #64	@ 0x40
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 f923 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004d78:	e00c      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4619      	mov	r1, r3
 8004d84:	4610      	mov	r0, r2
 8004d86:	f000 f91a 	bl	8004fbe <TIM_ITRx_SetConfig>
      break;
 8004d8a:	e003      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d90:	e000      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	fffeff88 	.word	0xfffeff88

08004db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a43      	ldr	r2, [pc, #268]	@ (8004ed4 <TIM_Base_SetConfig+0x120>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d013      	beq.n	8004df4 <TIM_Base_SetConfig+0x40>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd2:	d00f      	beq.n	8004df4 <TIM_Base_SetConfig+0x40>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a40      	ldr	r2, [pc, #256]	@ (8004ed8 <TIM_Base_SetConfig+0x124>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00b      	beq.n	8004df4 <TIM_Base_SetConfig+0x40>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a3f      	ldr	r2, [pc, #252]	@ (8004edc <TIM_Base_SetConfig+0x128>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d007      	beq.n	8004df4 <TIM_Base_SetConfig+0x40>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ee0 <TIM_Base_SetConfig+0x12c>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d003      	beq.n	8004df4 <TIM_Base_SetConfig+0x40>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a3d      	ldr	r2, [pc, #244]	@ (8004ee4 <TIM_Base_SetConfig+0x130>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d108      	bne.n	8004e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a32      	ldr	r2, [pc, #200]	@ (8004ed4 <TIM_Base_SetConfig+0x120>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d02b      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e14:	d027      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a2f      	ldr	r2, [pc, #188]	@ (8004ed8 <TIM_Base_SetConfig+0x124>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d023      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a2e      	ldr	r2, [pc, #184]	@ (8004edc <TIM_Base_SetConfig+0x128>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d01f      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a2d      	ldr	r2, [pc, #180]	@ (8004ee0 <TIM_Base_SetConfig+0x12c>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d01b      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a2c      	ldr	r2, [pc, #176]	@ (8004ee4 <TIM_Base_SetConfig+0x130>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d017      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a2b      	ldr	r2, [pc, #172]	@ (8004ee8 <TIM_Base_SetConfig+0x134>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d013      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a2a      	ldr	r2, [pc, #168]	@ (8004eec <TIM_Base_SetConfig+0x138>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00f      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a29      	ldr	r2, [pc, #164]	@ (8004ef0 <TIM_Base_SetConfig+0x13c>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d00b      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a28      	ldr	r2, [pc, #160]	@ (8004ef4 <TIM_Base_SetConfig+0x140>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d007      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a27      	ldr	r2, [pc, #156]	@ (8004ef8 <TIM_Base_SetConfig+0x144>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d003      	beq.n	8004e66 <TIM_Base_SetConfig+0xb2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a26      	ldr	r2, [pc, #152]	@ (8004efc <TIM_Base_SetConfig+0x148>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d108      	bne.n	8004e78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a0e      	ldr	r2, [pc, #56]	@ (8004ed4 <TIM_Base_SetConfig+0x120>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d003      	beq.n	8004ea6 <TIM_Base_SetConfig+0xf2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a10      	ldr	r2, [pc, #64]	@ (8004ee4 <TIM_Base_SetConfig+0x130>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d103      	bne.n	8004eae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f043 0204 	orr.w	r2, r3, #4
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	601a      	str	r2, [r3, #0]
}
 8004ec6:	bf00      	nop
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40010000 	.word	0x40010000
 8004ed8:	40000400 	.word	0x40000400
 8004edc:	40000800 	.word	0x40000800
 8004ee0:	40000c00 	.word	0x40000c00
 8004ee4:	40010400 	.word	0x40010400
 8004ee8:	40014000 	.word	0x40014000
 8004eec:	40014400 	.word	0x40014400
 8004ef0:	40014800 	.word	0x40014800
 8004ef4:	40001800 	.word	0x40001800
 8004ef8:	40001c00 	.word	0x40001c00
 8004efc:	40002000 	.word	0x40002000

08004f00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f023 0201 	bic.w	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f023 030a 	bic.w	r3, r3, #10
 8004f3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	621a      	str	r2, [r3, #32]
}
 8004f52:	bf00      	nop
 8004f54:	371c      	adds	r7, #28
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b087      	sub	sp, #28
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	f023 0210 	bic.w	r2, r3, #16
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	031b      	lsls	r3, r3, #12
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	621a      	str	r2, [r3, #32]
}
 8004fb2:	bf00      	nop
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f043 0307 	orr.w	r3, r3, #7
 8004fe0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	609a      	str	r2, [r3, #8]
}
 8004fe8:	bf00      	nop
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800500e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	021a      	lsls	r2, r3, #8
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	431a      	orrs	r2, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	4313      	orrs	r3, r2
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	609a      	str	r2, [r3, #8]
}
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005048:	2302      	movs	r3, #2
 800504a:	e06d      	b.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a30      	ldr	r2, [pc, #192]	@ (8005134 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d004      	beq.n	8005080 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a2f      	ldr	r2, [pc, #188]	@ (8005138 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d108      	bne.n	8005092 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005086:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005098:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a20      	ldr	r2, [pc, #128]	@ (8005134 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d022      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050be:	d01d      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a1d      	ldr	r2, [pc, #116]	@ (800513c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d018      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005140 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d013      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005144 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00e      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a15      	ldr	r2, [pc, #84]	@ (8005138 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d009      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a16      	ldr	r2, [pc, #88]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d004      	beq.n	80050fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a15      	ldr	r2, [pc, #84]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d10c      	bne.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005102:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	4313      	orrs	r3, r2
 800510c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	40010000 	.word	0x40010000
 8005138:	40010400 	.word	0x40010400
 800513c:	40000400 	.word	0x40000400
 8005140:	40000800 	.word	0x40000800
 8005144:	40000c00 	.word	0x40000c00
 8005148:	40014000 	.word	0x40014000
 800514c:	40001800 	.word	0x40001800

08005150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e040      	b.n	80051e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fc fa16 	bl	80015a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2224      	movs	r2, #36	@ 0x24
 800517c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 fb16 	bl	80057c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f8af 	bl	8005300 <UART_SetConfig>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e01b      	b.n	80051e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689a      	ldr	r2, [r3, #8]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0201 	orr.w	r2, r2, #1
 80051da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 fb95 	bl	800590c <UART_CheckIdleState>
 80051e2:	4603      	mov	r3, r0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08a      	sub	sp, #40	@ 0x28
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	4613      	mov	r3, r2
 80051fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005200:	2b20      	cmp	r3, #32
 8005202:	d177      	bne.n	80052f4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d002      	beq.n	8005210 <HAL_UART_Transmit+0x24>
 800520a:	88fb      	ldrh	r3, [r7, #6]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e070      	b.n	80052f6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2221      	movs	r2, #33	@ 0x21
 8005220:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005222:	f7fc fda3 	bl	8001d6c <HAL_GetTick>
 8005226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	88fa      	ldrh	r2, [r7, #6]
 800522c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	88fa      	ldrh	r2, [r7, #6]
 8005234:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005240:	d108      	bne.n	8005254 <HAL_UART_Transmit+0x68>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d104      	bne.n	8005254 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	61bb      	str	r3, [r7, #24]
 8005252:	e003      	b.n	800525c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005258:	2300      	movs	r3, #0
 800525a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800525c:	e02f      	b.n	80052be <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2200      	movs	r2, #0
 8005266:	2180      	movs	r1, #128	@ 0x80
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 fbf7 	bl	8005a5c <UART_WaitOnFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d004      	beq.n	800527e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e03b      	b.n	80052f6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10b      	bne.n	800529c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	881b      	ldrh	r3, [r3, #0]
 8005288:	461a      	mov	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005292:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	3302      	adds	r3, #2
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	e007      	b.n	80052ac <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	781a      	ldrb	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	3301      	adds	r3, #1
 80052aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1c9      	bne.n	800525e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2200      	movs	r2, #0
 80052d2:	2140      	movs	r1, #64	@ 0x40
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 fbc1 	bl	8005a5c <UART_WaitOnFlagUntilTimeout>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d004      	beq.n	80052ea <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2220      	movs	r2, #32
 80052e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e005      	b.n	80052f6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2220      	movs	r2, #32
 80052ee:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80052f0:	2300      	movs	r3, #0
 80052f2:	e000      	b.n	80052f6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3720      	adds	r7, #32
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
	...

08005300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b088      	sub	sp, #32
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005308:	2300      	movs	r3, #0
 800530a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689a      	ldr	r2, [r3, #8]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	4313      	orrs	r3, r2
 8005322:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	4ba6      	ldr	r3, [pc, #664]	@ (80055c4 <UART_SetConfig+0x2c4>)
 800532c:	4013      	ands	r3, r2
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	6979      	ldr	r1, [r7, #20]
 8005334:	430b      	orrs	r3, r1
 8005336:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	4313      	orrs	r3, r2
 800535c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	430a      	orrs	r2, r1
 8005370:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a94      	ldr	r2, [pc, #592]	@ (80055c8 <UART_SetConfig+0x2c8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d120      	bne.n	80053be <UART_SetConfig+0xbe>
 800537c:	4b93      	ldr	r3, [pc, #588]	@ (80055cc <UART_SetConfig+0x2cc>)
 800537e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	2b03      	cmp	r3, #3
 8005388:	d816      	bhi.n	80053b8 <UART_SetConfig+0xb8>
 800538a:	a201      	add	r2, pc, #4	@ (adr r2, 8005390 <UART_SetConfig+0x90>)
 800538c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005390:	080053a1 	.word	0x080053a1
 8005394:	080053ad 	.word	0x080053ad
 8005398:	080053a7 	.word	0x080053a7
 800539c:	080053b3 	.word	0x080053b3
 80053a0:	2301      	movs	r3, #1
 80053a2:	77fb      	strb	r3, [r7, #31]
 80053a4:	e150      	b.n	8005648 <UART_SetConfig+0x348>
 80053a6:	2302      	movs	r3, #2
 80053a8:	77fb      	strb	r3, [r7, #31]
 80053aa:	e14d      	b.n	8005648 <UART_SetConfig+0x348>
 80053ac:	2304      	movs	r3, #4
 80053ae:	77fb      	strb	r3, [r7, #31]
 80053b0:	e14a      	b.n	8005648 <UART_SetConfig+0x348>
 80053b2:	2308      	movs	r3, #8
 80053b4:	77fb      	strb	r3, [r7, #31]
 80053b6:	e147      	b.n	8005648 <UART_SetConfig+0x348>
 80053b8:	2310      	movs	r3, #16
 80053ba:	77fb      	strb	r3, [r7, #31]
 80053bc:	e144      	b.n	8005648 <UART_SetConfig+0x348>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a83      	ldr	r2, [pc, #524]	@ (80055d0 <UART_SetConfig+0x2d0>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d132      	bne.n	800542e <UART_SetConfig+0x12e>
 80053c8:	4b80      	ldr	r3, [pc, #512]	@ (80055cc <UART_SetConfig+0x2cc>)
 80053ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ce:	f003 030c 	and.w	r3, r3, #12
 80053d2:	2b0c      	cmp	r3, #12
 80053d4:	d828      	bhi.n	8005428 <UART_SetConfig+0x128>
 80053d6:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <UART_SetConfig+0xdc>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	08005411 	.word	0x08005411
 80053e0:	08005429 	.word	0x08005429
 80053e4:	08005429 	.word	0x08005429
 80053e8:	08005429 	.word	0x08005429
 80053ec:	0800541d 	.word	0x0800541d
 80053f0:	08005429 	.word	0x08005429
 80053f4:	08005429 	.word	0x08005429
 80053f8:	08005429 	.word	0x08005429
 80053fc:	08005417 	.word	0x08005417
 8005400:	08005429 	.word	0x08005429
 8005404:	08005429 	.word	0x08005429
 8005408:	08005429 	.word	0x08005429
 800540c:	08005423 	.word	0x08005423
 8005410:	2300      	movs	r3, #0
 8005412:	77fb      	strb	r3, [r7, #31]
 8005414:	e118      	b.n	8005648 <UART_SetConfig+0x348>
 8005416:	2302      	movs	r3, #2
 8005418:	77fb      	strb	r3, [r7, #31]
 800541a:	e115      	b.n	8005648 <UART_SetConfig+0x348>
 800541c:	2304      	movs	r3, #4
 800541e:	77fb      	strb	r3, [r7, #31]
 8005420:	e112      	b.n	8005648 <UART_SetConfig+0x348>
 8005422:	2308      	movs	r3, #8
 8005424:	77fb      	strb	r3, [r7, #31]
 8005426:	e10f      	b.n	8005648 <UART_SetConfig+0x348>
 8005428:	2310      	movs	r3, #16
 800542a:	77fb      	strb	r3, [r7, #31]
 800542c:	e10c      	b.n	8005648 <UART_SetConfig+0x348>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a68      	ldr	r2, [pc, #416]	@ (80055d4 <UART_SetConfig+0x2d4>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d120      	bne.n	800547a <UART_SetConfig+0x17a>
 8005438:	4b64      	ldr	r3, [pc, #400]	@ (80055cc <UART_SetConfig+0x2cc>)
 800543a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800543e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005442:	2b30      	cmp	r3, #48	@ 0x30
 8005444:	d013      	beq.n	800546e <UART_SetConfig+0x16e>
 8005446:	2b30      	cmp	r3, #48	@ 0x30
 8005448:	d814      	bhi.n	8005474 <UART_SetConfig+0x174>
 800544a:	2b20      	cmp	r3, #32
 800544c:	d009      	beq.n	8005462 <UART_SetConfig+0x162>
 800544e:	2b20      	cmp	r3, #32
 8005450:	d810      	bhi.n	8005474 <UART_SetConfig+0x174>
 8005452:	2b00      	cmp	r3, #0
 8005454:	d002      	beq.n	800545c <UART_SetConfig+0x15c>
 8005456:	2b10      	cmp	r3, #16
 8005458:	d006      	beq.n	8005468 <UART_SetConfig+0x168>
 800545a:	e00b      	b.n	8005474 <UART_SetConfig+0x174>
 800545c:	2300      	movs	r3, #0
 800545e:	77fb      	strb	r3, [r7, #31]
 8005460:	e0f2      	b.n	8005648 <UART_SetConfig+0x348>
 8005462:	2302      	movs	r3, #2
 8005464:	77fb      	strb	r3, [r7, #31]
 8005466:	e0ef      	b.n	8005648 <UART_SetConfig+0x348>
 8005468:	2304      	movs	r3, #4
 800546a:	77fb      	strb	r3, [r7, #31]
 800546c:	e0ec      	b.n	8005648 <UART_SetConfig+0x348>
 800546e:	2308      	movs	r3, #8
 8005470:	77fb      	strb	r3, [r7, #31]
 8005472:	e0e9      	b.n	8005648 <UART_SetConfig+0x348>
 8005474:	2310      	movs	r3, #16
 8005476:	77fb      	strb	r3, [r7, #31]
 8005478:	e0e6      	b.n	8005648 <UART_SetConfig+0x348>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a56      	ldr	r2, [pc, #344]	@ (80055d8 <UART_SetConfig+0x2d8>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d120      	bne.n	80054c6 <UART_SetConfig+0x1c6>
 8005484:	4b51      	ldr	r3, [pc, #324]	@ (80055cc <UART_SetConfig+0x2cc>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800548e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005490:	d013      	beq.n	80054ba <UART_SetConfig+0x1ba>
 8005492:	2bc0      	cmp	r3, #192	@ 0xc0
 8005494:	d814      	bhi.n	80054c0 <UART_SetConfig+0x1c0>
 8005496:	2b80      	cmp	r3, #128	@ 0x80
 8005498:	d009      	beq.n	80054ae <UART_SetConfig+0x1ae>
 800549a:	2b80      	cmp	r3, #128	@ 0x80
 800549c:	d810      	bhi.n	80054c0 <UART_SetConfig+0x1c0>
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d002      	beq.n	80054a8 <UART_SetConfig+0x1a8>
 80054a2:	2b40      	cmp	r3, #64	@ 0x40
 80054a4:	d006      	beq.n	80054b4 <UART_SetConfig+0x1b4>
 80054a6:	e00b      	b.n	80054c0 <UART_SetConfig+0x1c0>
 80054a8:	2300      	movs	r3, #0
 80054aa:	77fb      	strb	r3, [r7, #31]
 80054ac:	e0cc      	b.n	8005648 <UART_SetConfig+0x348>
 80054ae:	2302      	movs	r3, #2
 80054b0:	77fb      	strb	r3, [r7, #31]
 80054b2:	e0c9      	b.n	8005648 <UART_SetConfig+0x348>
 80054b4:	2304      	movs	r3, #4
 80054b6:	77fb      	strb	r3, [r7, #31]
 80054b8:	e0c6      	b.n	8005648 <UART_SetConfig+0x348>
 80054ba:	2308      	movs	r3, #8
 80054bc:	77fb      	strb	r3, [r7, #31]
 80054be:	e0c3      	b.n	8005648 <UART_SetConfig+0x348>
 80054c0:	2310      	movs	r3, #16
 80054c2:	77fb      	strb	r3, [r7, #31]
 80054c4:	e0c0      	b.n	8005648 <UART_SetConfig+0x348>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a44      	ldr	r2, [pc, #272]	@ (80055dc <UART_SetConfig+0x2dc>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d125      	bne.n	800551c <UART_SetConfig+0x21c>
 80054d0:	4b3e      	ldr	r3, [pc, #248]	@ (80055cc <UART_SetConfig+0x2cc>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054de:	d017      	beq.n	8005510 <UART_SetConfig+0x210>
 80054e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054e4:	d817      	bhi.n	8005516 <UART_SetConfig+0x216>
 80054e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ea:	d00b      	beq.n	8005504 <UART_SetConfig+0x204>
 80054ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054f0:	d811      	bhi.n	8005516 <UART_SetConfig+0x216>
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <UART_SetConfig+0x1fe>
 80054f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054fa:	d006      	beq.n	800550a <UART_SetConfig+0x20a>
 80054fc:	e00b      	b.n	8005516 <UART_SetConfig+0x216>
 80054fe:	2300      	movs	r3, #0
 8005500:	77fb      	strb	r3, [r7, #31]
 8005502:	e0a1      	b.n	8005648 <UART_SetConfig+0x348>
 8005504:	2302      	movs	r3, #2
 8005506:	77fb      	strb	r3, [r7, #31]
 8005508:	e09e      	b.n	8005648 <UART_SetConfig+0x348>
 800550a:	2304      	movs	r3, #4
 800550c:	77fb      	strb	r3, [r7, #31]
 800550e:	e09b      	b.n	8005648 <UART_SetConfig+0x348>
 8005510:	2308      	movs	r3, #8
 8005512:	77fb      	strb	r3, [r7, #31]
 8005514:	e098      	b.n	8005648 <UART_SetConfig+0x348>
 8005516:	2310      	movs	r3, #16
 8005518:	77fb      	strb	r3, [r7, #31]
 800551a:	e095      	b.n	8005648 <UART_SetConfig+0x348>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a2f      	ldr	r2, [pc, #188]	@ (80055e0 <UART_SetConfig+0x2e0>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d125      	bne.n	8005572 <UART_SetConfig+0x272>
 8005526:	4b29      	ldr	r3, [pc, #164]	@ (80055cc <UART_SetConfig+0x2cc>)
 8005528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005530:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005534:	d017      	beq.n	8005566 <UART_SetConfig+0x266>
 8005536:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800553a:	d817      	bhi.n	800556c <UART_SetConfig+0x26c>
 800553c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005540:	d00b      	beq.n	800555a <UART_SetConfig+0x25a>
 8005542:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005546:	d811      	bhi.n	800556c <UART_SetConfig+0x26c>
 8005548:	2b00      	cmp	r3, #0
 800554a:	d003      	beq.n	8005554 <UART_SetConfig+0x254>
 800554c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005550:	d006      	beq.n	8005560 <UART_SetConfig+0x260>
 8005552:	e00b      	b.n	800556c <UART_SetConfig+0x26c>
 8005554:	2301      	movs	r3, #1
 8005556:	77fb      	strb	r3, [r7, #31]
 8005558:	e076      	b.n	8005648 <UART_SetConfig+0x348>
 800555a:	2302      	movs	r3, #2
 800555c:	77fb      	strb	r3, [r7, #31]
 800555e:	e073      	b.n	8005648 <UART_SetConfig+0x348>
 8005560:	2304      	movs	r3, #4
 8005562:	77fb      	strb	r3, [r7, #31]
 8005564:	e070      	b.n	8005648 <UART_SetConfig+0x348>
 8005566:	2308      	movs	r3, #8
 8005568:	77fb      	strb	r3, [r7, #31]
 800556a:	e06d      	b.n	8005648 <UART_SetConfig+0x348>
 800556c:	2310      	movs	r3, #16
 800556e:	77fb      	strb	r3, [r7, #31]
 8005570:	e06a      	b.n	8005648 <UART_SetConfig+0x348>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a1b      	ldr	r2, [pc, #108]	@ (80055e4 <UART_SetConfig+0x2e4>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d138      	bne.n	80055ee <UART_SetConfig+0x2ee>
 800557c:	4b13      	ldr	r3, [pc, #76]	@ (80055cc <UART_SetConfig+0x2cc>)
 800557e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005582:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005586:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800558a:	d017      	beq.n	80055bc <UART_SetConfig+0x2bc>
 800558c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005590:	d82a      	bhi.n	80055e8 <UART_SetConfig+0x2e8>
 8005592:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005596:	d00b      	beq.n	80055b0 <UART_SetConfig+0x2b0>
 8005598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800559c:	d824      	bhi.n	80055e8 <UART_SetConfig+0x2e8>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <UART_SetConfig+0x2aa>
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a6:	d006      	beq.n	80055b6 <UART_SetConfig+0x2b6>
 80055a8:	e01e      	b.n	80055e8 <UART_SetConfig+0x2e8>
 80055aa:	2300      	movs	r3, #0
 80055ac:	77fb      	strb	r3, [r7, #31]
 80055ae:	e04b      	b.n	8005648 <UART_SetConfig+0x348>
 80055b0:	2302      	movs	r3, #2
 80055b2:	77fb      	strb	r3, [r7, #31]
 80055b4:	e048      	b.n	8005648 <UART_SetConfig+0x348>
 80055b6:	2304      	movs	r3, #4
 80055b8:	77fb      	strb	r3, [r7, #31]
 80055ba:	e045      	b.n	8005648 <UART_SetConfig+0x348>
 80055bc:	2308      	movs	r3, #8
 80055be:	77fb      	strb	r3, [r7, #31]
 80055c0:	e042      	b.n	8005648 <UART_SetConfig+0x348>
 80055c2:	bf00      	nop
 80055c4:	efff69f3 	.word	0xefff69f3
 80055c8:	40011000 	.word	0x40011000
 80055cc:	40023800 	.word	0x40023800
 80055d0:	40004400 	.word	0x40004400
 80055d4:	40004800 	.word	0x40004800
 80055d8:	40004c00 	.word	0x40004c00
 80055dc:	40005000 	.word	0x40005000
 80055e0:	40011400 	.word	0x40011400
 80055e4:	40007800 	.word	0x40007800
 80055e8:	2310      	movs	r3, #16
 80055ea:	77fb      	strb	r3, [r7, #31]
 80055ec:	e02c      	b.n	8005648 <UART_SetConfig+0x348>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a72      	ldr	r2, [pc, #456]	@ (80057bc <UART_SetConfig+0x4bc>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d125      	bne.n	8005644 <UART_SetConfig+0x344>
 80055f8:	4b71      	ldr	r3, [pc, #452]	@ (80057c0 <UART_SetConfig+0x4c0>)
 80055fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005602:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005606:	d017      	beq.n	8005638 <UART_SetConfig+0x338>
 8005608:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800560c:	d817      	bhi.n	800563e <UART_SetConfig+0x33e>
 800560e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005612:	d00b      	beq.n	800562c <UART_SetConfig+0x32c>
 8005614:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005618:	d811      	bhi.n	800563e <UART_SetConfig+0x33e>
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <UART_SetConfig+0x326>
 800561e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005622:	d006      	beq.n	8005632 <UART_SetConfig+0x332>
 8005624:	e00b      	b.n	800563e <UART_SetConfig+0x33e>
 8005626:	2300      	movs	r3, #0
 8005628:	77fb      	strb	r3, [r7, #31]
 800562a:	e00d      	b.n	8005648 <UART_SetConfig+0x348>
 800562c:	2302      	movs	r3, #2
 800562e:	77fb      	strb	r3, [r7, #31]
 8005630:	e00a      	b.n	8005648 <UART_SetConfig+0x348>
 8005632:	2304      	movs	r3, #4
 8005634:	77fb      	strb	r3, [r7, #31]
 8005636:	e007      	b.n	8005648 <UART_SetConfig+0x348>
 8005638:	2308      	movs	r3, #8
 800563a:	77fb      	strb	r3, [r7, #31]
 800563c:	e004      	b.n	8005648 <UART_SetConfig+0x348>
 800563e:	2310      	movs	r3, #16
 8005640:	77fb      	strb	r3, [r7, #31]
 8005642:	e001      	b.n	8005648 <UART_SetConfig+0x348>
 8005644:	2310      	movs	r3, #16
 8005646:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005650:	d15b      	bne.n	800570a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005652:	7ffb      	ldrb	r3, [r7, #31]
 8005654:	2b08      	cmp	r3, #8
 8005656:	d828      	bhi.n	80056aa <UART_SetConfig+0x3aa>
 8005658:	a201      	add	r2, pc, #4	@ (adr r2, 8005660 <UART_SetConfig+0x360>)
 800565a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565e:	bf00      	nop
 8005660:	08005685 	.word	0x08005685
 8005664:	0800568d 	.word	0x0800568d
 8005668:	08005695 	.word	0x08005695
 800566c:	080056ab 	.word	0x080056ab
 8005670:	0800569b 	.word	0x0800569b
 8005674:	080056ab 	.word	0x080056ab
 8005678:	080056ab 	.word	0x080056ab
 800567c:	080056ab 	.word	0x080056ab
 8005680:	080056a3 	.word	0x080056a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005684:	f7fe f9fa 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 8005688:	61b8      	str	r0, [r7, #24]
        break;
 800568a:	e013      	b.n	80056b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800568c:	f7fe fa0a 	bl	8003aa4 <HAL_RCC_GetPCLK2Freq>
 8005690:	61b8      	str	r0, [r7, #24]
        break;
 8005692:	e00f      	b.n	80056b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005694:	4b4b      	ldr	r3, [pc, #300]	@ (80057c4 <UART_SetConfig+0x4c4>)
 8005696:	61bb      	str	r3, [r7, #24]
        break;
 8005698:	e00c      	b.n	80056b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800569a:	f7fe f8dd 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 800569e:	61b8      	str	r0, [r7, #24]
        break;
 80056a0:	e008      	b.n	80056b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056a6:	61bb      	str	r3, [r7, #24]
        break;
 80056a8:	e004      	b.n	80056b4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	77bb      	strb	r3, [r7, #30]
        break;
 80056b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d074      	beq.n	80057a4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	005a      	lsls	r2, r3, #1
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	085b      	lsrs	r3, r3, #1
 80056c4:	441a      	add	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	2b0f      	cmp	r3, #15
 80056d4:	d916      	bls.n	8005704 <UART_SetConfig+0x404>
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056dc:	d212      	bcs.n	8005704 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	f023 030f 	bic.w	r3, r3, #15
 80056e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	085b      	lsrs	r3, r3, #1
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	89fb      	ldrh	r3, [r7, #14]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	89fa      	ldrh	r2, [r7, #14]
 8005700:	60da      	str	r2, [r3, #12]
 8005702:	e04f      	b.n	80057a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	77bb      	strb	r3, [r7, #30]
 8005708:	e04c      	b.n	80057a4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800570a:	7ffb      	ldrb	r3, [r7, #31]
 800570c:	2b08      	cmp	r3, #8
 800570e:	d828      	bhi.n	8005762 <UART_SetConfig+0x462>
 8005710:	a201      	add	r2, pc, #4	@ (adr r2, 8005718 <UART_SetConfig+0x418>)
 8005712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005716:	bf00      	nop
 8005718:	0800573d 	.word	0x0800573d
 800571c:	08005745 	.word	0x08005745
 8005720:	0800574d 	.word	0x0800574d
 8005724:	08005763 	.word	0x08005763
 8005728:	08005753 	.word	0x08005753
 800572c:	08005763 	.word	0x08005763
 8005730:	08005763 	.word	0x08005763
 8005734:	08005763 	.word	0x08005763
 8005738:	0800575b 	.word	0x0800575b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800573c:	f7fe f99e 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 8005740:	61b8      	str	r0, [r7, #24]
        break;
 8005742:	e013      	b.n	800576c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005744:	f7fe f9ae 	bl	8003aa4 <HAL_RCC_GetPCLK2Freq>
 8005748:	61b8      	str	r0, [r7, #24]
        break;
 800574a:	e00f      	b.n	800576c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800574c:	4b1d      	ldr	r3, [pc, #116]	@ (80057c4 <UART_SetConfig+0x4c4>)
 800574e:	61bb      	str	r3, [r7, #24]
        break;
 8005750:	e00c      	b.n	800576c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005752:	f7fe f881 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8005756:	61b8      	str	r0, [r7, #24]
        break;
 8005758:	e008      	b.n	800576c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800575a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800575e:	61bb      	str	r3, [r7, #24]
        break;
 8005760:	e004      	b.n	800576c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	77bb      	strb	r3, [r7, #30]
        break;
 800576a:	bf00      	nop
    }

    if (pclk != 0U)
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d018      	beq.n	80057a4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	085a      	lsrs	r2, r3, #1
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	441a      	add	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	fbb2 f3f3 	udiv	r3, r2, r3
 8005784:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	2b0f      	cmp	r3, #15
 800578a:	d909      	bls.n	80057a0 <UART_SetConfig+0x4a0>
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005792:	d205      	bcs.n	80057a0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	b29a      	uxth	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	60da      	str	r2, [r3, #12]
 800579e:	e001      	b.n	80057a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80057b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3720      	adds	r7, #32
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	40007c00 	.word	0x40007c00
 80057c0:	40023800 	.word	0x40023800
 80057c4:	00f42400 	.word	0x00f42400

080057c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d4:	f003 0308 	and.w	r3, r3, #8
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00a      	beq.n	80057f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	f003 0304 	and.w	r3, r3, #4
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585c:	f003 0310 	and.w	r3, r3, #16
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	f003 0320 	and.w	r3, r3, #32
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d01a      	beq.n	80058de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058c6:	d10a      	bne.n	80058de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	430a      	orrs	r2, r1
 80058dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	605a      	str	r2, [r3, #4]
  }
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b098      	sub	sp, #96	@ 0x60
 8005910:	af02      	add	r7, sp, #8
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800591c:	f7fc fa26 	bl	8001d6c <HAL_GetTick>
 8005920:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0308 	and.w	r3, r3, #8
 800592c:	2b08      	cmp	r3, #8
 800592e:	d12e      	bne.n	800598e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005930:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005938:	2200      	movs	r2, #0
 800593a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f88c 	bl	8005a5c <UART_WaitOnFlagUntilTimeout>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d021      	beq.n	800598e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800595a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800595e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	461a      	mov	r2, r3
 8005966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005968:	647b      	str	r3, [r7, #68]	@ 0x44
 800596a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800596e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e6      	bne.n	800594a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2220      	movs	r2, #32
 8005980:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e062      	b.n	8005a54 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0304 	and.w	r3, r3, #4
 8005998:	2b04      	cmp	r3, #4
 800599a:	d149      	bne.n	8005a30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800599c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a4:	2200      	movs	r2, #0
 80059a6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 f856 	bl	8005a5c <UART_WaitOnFlagUntilTimeout>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d03c      	beq.n	8005a30 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	623b      	str	r3, [r7, #32]
   return(result);
 80059c4:	6a3b      	ldr	r3, [r7, #32]
 80059c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	461a      	mov	r2, r3
 80059d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80059d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e6      	bne.n	80059b6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3308      	adds	r3, #8
 80059ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	e853 3f00 	ldrex	r3, [r3]
 80059f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f023 0301 	bic.w	r3, r3, #1
 80059fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3308      	adds	r3, #8
 8005a06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a08:	61fa      	str	r2, [r7, #28]
 8005a0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	69b9      	ldr	r1, [r7, #24]
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	617b      	str	r3, [r7, #20]
   return(result);
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e5      	bne.n	80059e8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e011      	b.n	8005a54 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2220      	movs	r2, #32
 8005a34:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3758      	adds	r7, #88	@ 0x58
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	603b      	str	r3, [r7, #0]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a6c:	e04f      	b.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a74:	d04b      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a76:	f7fc f979 	bl	8001d6c <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	69ba      	ldr	r2, [r7, #24]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d302      	bcc.n	8005a8c <UART_WaitOnFlagUntilTimeout+0x30>
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e04e      	b.n	8005b2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d037      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2b80      	cmp	r3, #128	@ 0x80
 8005aa2:	d034      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b40      	cmp	r3, #64	@ 0x40
 8005aa8:	d031      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69db      	ldr	r3, [r3, #28]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d110      	bne.n	8005ada <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2208      	movs	r2, #8
 8005abe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 f838 	bl	8005b36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2208      	movs	r2, #8
 8005aca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e029      	b.n	8005b2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ae8:	d111      	bne.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005af2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 f81e 	bl	8005b36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e00f      	b.n	8005b2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	69da      	ldr	r2, [r3, #28]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4013      	ands	r3, r2
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	bf0c      	ite	eq
 8005b1e:	2301      	moveq	r3, #1
 8005b20:	2300      	movne	r3, #0
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	461a      	mov	r2, r3
 8005b26:	79fb      	ldrb	r3, [r7, #7]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d0a0      	beq.n	8005a6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b095      	sub	sp, #84	@ 0x54
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b5e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e6      	bne.n	8005b3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	f023 0301 	bic.w	r3, r3, #1
 8005b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3308      	adds	r3, #8
 8005b8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e5      	bne.n	8005b70 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d118      	bne.n	8005bde <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f023 0310 	bic.w	r3, r3, #16
 8005bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6979      	ldr	r1, [r7, #20]
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e6      	bne.n	8005bac <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005bf2:	bf00      	nop
 8005bf4:	3754      	adds	r7, #84	@ 0x54
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <__cvt>:
 8005bfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c00:	ed2d 8b02 	vpush	{d8}
 8005c04:	eeb0 8b40 	vmov.f64	d8, d0
 8005c08:	b085      	sub	sp, #20
 8005c0a:	4617      	mov	r7, r2
 8005c0c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005c0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c10:	ee18 2a90 	vmov	r2, s17
 8005c14:	f025 0520 	bic.w	r5, r5, #32
 8005c18:	2a00      	cmp	r2, #0
 8005c1a:	bfb6      	itet	lt
 8005c1c:	222d      	movlt	r2, #45	@ 0x2d
 8005c1e:	2200      	movge	r2, #0
 8005c20:	eeb1 8b40 	vneglt.f64	d8, d0
 8005c24:	2d46      	cmp	r5, #70	@ 0x46
 8005c26:	460c      	mov	r4, r1
 8005c28:	701a      	strb	r2, [r3, #0]
 8005c2a:	d004      	beq.n	8005c36 <__cvt+0x38>
 8005c2c:	2d45      	cmp	r5, #69	@ 0x45
 8005c2e:	d100      	bne.n	8005c32 <__cvt+0x34>
 8005c30:	3401      	adds	r4, #1
 8005c32:	2102      	movs	r1, #2
 8005c34:	e000      	b.n	8005c38 <__cvt+0x3a>
 8005c36:	2103      	movs	r1, #3
 8005c38:	ab03      	add	r3, sp, #12
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	ab02      	add	r3, sp, #8
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	4622      	mov	r2, r4
 8005c42:	4633      	mov	r3, r6
 8005c44:	eeb0 0b48 	vmov.f64	d0, d8
 8005c48:	f000 fe56 	bl	80068f8 <_dtoa_r>
 8005c4c:	2d47      	cmp	r5, #71	@ 0x47
 8005c4e:	d114      	bne.n	8005c7a <__cvt+0x7c>
 8005c50:	07fb      	lsls	r3, r7, #31
 8005c52:	d50a      	bpl.n	8005c6a <__cvt+0x6c>
 8005c54:	1902      	adds	r2, r0, r4
 8005c56:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c5e:	bf08      	it	eq
 8005c60:	9203      	streq	r2, [sp, #12]
 8005c62:	2130      	movs	r1, #48	@ 0x30
 8005c64:	9b03      	ldr	r3, [sp, #12]
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d319      	bcc.n	8005c9e <__cvt+0xa0>
 8005c6a:	9b03      	ldr	r3, [sp, #12]
 8005c6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c6e:	1a1b      	subs	r3, r3, r0
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	b005      	add	sp, #20
 8005c74:	ecbd 8b02 	vpop	{d8}
 8005c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c7a:	2d46      	cmp	r5, #70	@ 0x46
 8005c7c:	eb00 0204 	add.w	r2, r0, r4
 8005c80:	d1e9      	bne.n	8005c56 <__cvt+0x58>
 8005c82:	7803      	ldrb	r3, [r0, #0]
 8005c84:	2b30      	cmp	r3, #48	@ 0x30
 8005c86:	d107      	bne.n	8005c98 <__cvt+0x9a>
 8005c88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c90:	bf1c      	itt	ne
 8005c92:	f1c4 0401 	rsbne	r4, r4, #1
 8005c96:	6034      	strne	r4, [r6, #0]
 8005c98:	6833      	ldr	r3, [r6, #0]
 8005c9a:	441a      	add	r2, r3
 8005c9c:	e7db      	b.n	8005c56 <__cvt+0x58>
 8005c9e:	1c5c      	adds	r4, r3, #1
 8005ca0:	9403      	str	r4, [sp, #12]
 8005ca2:	7019      	strb	r1, [r3, #0]
 8005ca4:	e7de      	b.n	8005c64 <__cvt+0x66>

08005ca6 <__exponent>:
 8005ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca8:	2900      	cmp	r1, #0
 8005caa:	bfba      	itte	lt
 8005cac:	4249      	neglt	r1, r1
 8005cae:	232d      	movlt	r3, #45	@ 0x2d
 8005cb0:	232b      	movge	r3, #43	@ 0x2b
 8005cb2:	2909      	cmp	r1, #9
 8005cb4:	7002      	strb	r2, [r0, #0]
 8005cb6:	7043      	strb	r3, [r0, #1]
 8005cb8:	dd29      	ble.n	8005d0e <__exponent+0x68>
 8005cba:	f10d 0307 	add.w	r3, sp, #7
 8005cbe:	461d      	mov	r5, r3
 8005cc0:	270a      	movs	r7, #10
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005cc8:	fb07 1416 	mls	r4, r7, r6, r1
 8005ccc:	3430      	adds	r4, #48	@ 0x30
 8005cce:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	2c63      	cmp	r4, #99	@ 0x63
 8005cd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cda:	4631      	mov	r1, r6
 8005cdc:	dcf1      	bgt.n	8005cc2 <__exponent+0x1c>
 8005cde:	3130      	adds	r1, #48	@ 0x30
 8005ce0:	1e94      	subs	r4, r2, #2
 8005ce2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ce6:	1c41      	adds	r1, r0, #1
 8005ce8:	4623      	mov	r3, r4
 8005cea:	42ab      	cmp	r3, r5
 8005cec:	d30a      	bcc.n	8005d04 <__exponent+0x5e>
 8005cee:	f10d 0309 	add.w	r3, sp, #9
 8005cf2:	1a9b      	subs	r3, r3, r2
 8005cf4:	42ac      	cmp	r4, r5
 8005cf6:	bf88      	it	hi
 8005cf8:	2300      	movhi	r3, #0
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	4403      	add	r3, r0
 8005cfe:	1a18      	subs	r0, r3, r0
 8005d00:	b003      	add	sp, #12
 8005d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d04:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d08:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d0c:	e7ed      	b.n	8005cea <__exponent+0x44>
 8005d0e:	2330      	movs	r3, #48	@ 0x30
 8005d10:	3130      	adds	r1, #48	@ 0x30
 8005d12:	7083      	strb	r3, [r0, #2]
 8005d14:	70c1      	strb	r1, [r0, #3]
 8005d16:	1d03      	adds	r3, r0, #4
 8005d18:	e7f1      	b.n	8005cfe <__exponent+0x58>
 8005d1a:	0000      	movs	r0, r0
 8005d1c:	0000      	movs	r0, r0
	...

08005d20 <_printf_float>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	b08d      	sub	sp, #52	@ 0x34
 8005d26:	460c      	mov	r4, r1
 8005d28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005d2c:	4616      	mov	r6, r2
 8005d2e:	461f      	mov	r7, r3
 8005d30:	4605      	mov	r5, r0
 8005d32:	f000 fcdf 	bl	80066f4 <_localeconv_r>
 8005d36:	f8d0 b000 	ldr.w	fp, [r0]
 8005d3a:	4658      	mov	r0, fp
 8005d3c:	f7fa fad0 	bl	80002e0 <strlen>
 8005d40:	2300      	movs	r3, #0
 8005d42:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d44:	f8d8 3000 	ldr.w	r3, [r8]
 8005d48:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d4c:	6822      	ldr	r2, [r4, #0]
 8005d4e:	9005      	str	r0, [sp, #20]
 8005d50:	3307      	adds	r3, #7
 8005d52:	f023 0307 	bic.w	r3, r3, #7
 8005d56:	f103 0108 	add.w	r1, r3, #8
 8005d5a:	f8c8 1000 	str.w	r1, [r8]
 8005d5e:	ed93 0b00 	vldr	d0, [r3]
 8005d62:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005fc0 <_printf_float+0x2a0>
 8005d66:	eeb0 7bc0 	vabs.f64	d7, d0
 8005d6a:	eeb4 7b46 	vcmp.f64	d7, d6
 8005d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d72:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8005d76:	dd24      	ble.n	8005dc2 <_printf_float+0xa2>
 8005d78:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d80:	d502      	bpl.n	8005d88 <_printf_float+0x68>
 8005d82:	232d      	movs	r3, #45	@ 0x2d
 8005d84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d88:	498f      	ldr	r1, [pc, #572]	@ (8005fc8 <_printf_float+0x2a8>)
 8005d8a:	4b90      	ldr	r3, [pc, #576]	@ (8005fcc <_printf_float+0x2ac>)
 8005d8c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005d90:	bf8c      	ite	hi
 8005d92:	4688      	movhi	r8, r1
 8005d94:	4698      	movls	r8, r3
 8005d96:	f022 0204 	bic.w	r2, r2, #4
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	6123      	str	r3, [r4, #16]
 8005d9e:	6022      	str	r2, [r4, #0]
 8005da0:	f04f 0a00 	mov.w	sl, #0
 8005da4:	9700      	str	r7, [sp, #0]
 8005da6:	4633      	mov	r3, r6
 8005da8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005daa:	4621      	mov	r1, r4
 8005dac:	4628      	mov	r0, r5
 8005dae:	f000 f9d1 	bl	8006154 <_printf_common>
 8005db2:	3001      	adds	r0, #1
 8005db4:	f040 8089 	bne.w	8005eca <_printf_float+0x1aa>
 8005db8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dbc:	b00d      	add	sp, #52	@ 0x34
 8005dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc2:	eeb4 0b40 	vcmp.f64	d0, d0
 8005dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dca:	d709      	bvc.n	8005de0 <_printf_float+0xc0>
 8005dcc:	ee10 3a90 	vmov	r3, s1
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bfbc      	itt	lt
 8005dd4:	232d      	movlt	r3, #45	@ 0x2d
 8005dd6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005dda:	497d      	ldr	r1, [pc, #500]	@ (8005fd0 <_printf_float+0x2b0>)
 8005ddc:	4b7d      	ldr	r3, [pc, #500]	@ (8005fd4 <_printf_float+0x2b4>)
 8005dde:	e7d5      	b.n	8005d8c <_printf_float+0x6c>
 8005de0:	6863      	ldr	r3, [r4, #4]
 8005de2:	1c59      	adds	r1, r3, #1
 8005de4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005de8:	d139      	bne.n	8005e5e <_printf_float+0x13e>
 8005dea:	2306      	movs	r3, #6
 8005dec:	6063      	str	r3, [r4, #4]
 8005dee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005df2:	2300      	movs	r3, #0
 8005df4:	6022      	str	r2, [r4, #0]
 8005df6:	9303      	str	r3, [sp, #12]
 8005df8:	ab0a      	add	r3, sp, #40	@ 0x28
 8005dfa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005dfe:	ab09      	add	r3, sp, #36	@ 0x24
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	6861      	ldr	r1, [r4, #4]
 8005e04:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005e08:	4628      	mov	r0, r5
 8005e0a:	f7ff fef8 	bl	8005bfe <__cvt>
 8005e0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e14:	4680      	mov	r8, r0
 8005e16:	d129      	bne.n	8005e6c <_printf_float+0x14c>
 8005e18:	1cc8      	adds	r0, r1, #3
 8005e1a:	db02      	blt.n	8005e22 <_printf_float+0x102>
 8005e1c:	6863      	ldr	r3, [r4, #4]
 8005e1e:	4299      	cmp	r1, r3
 8005e20:	dd41      	ble.n	8005ea6 <_printf_float+0x186>
 8005e22:	f1a9 0902 	sub.w	r9, r9, #2
 8005e26:	fa5f f989 	uxtb.w	r9, r9
 8005e2a:	3901      	subs	r1, #1
 8005e2c:	464a      	mov	r2, r9
 8005e2e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e32:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e34:	f7ff ff37 	bl	8005ca6 <__exponent>
 8005e38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e3a:	1813      	adds	r3, r2, r0
 8005e3c:	2a01      	cmp	r2, #1
 8005e3e:	4682      	mov	sl, r0
 8005e40:	6123      	str	r3, [r4, #16]
 8005e42:	dc02      	bgt.n	8005e4a <_printf_float+0x12a>
 8005e44:	6822      	ldr	r2, [r4, #0]
 8005e46:	07d2      	lsls	r2, r2, #31
 8005e48:	d501      	bpl.n	8005e4e <_printf_float+0x12e>
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	6123      	str	r3, [r4, #16]
 8005e4e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d0a6      	beq.n	8005da4 <_printf_float+0x84>
 8005e56:	232d      	movs	r3, #45	@ 0x2d
 8005e58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e5c:	e7a2      	b.n	8005da4 <_printf_float+0x84>
 8005e5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e62:	d1c4      	bne.n	8005dee <_printf_float+0xce>
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1c2      	bne.n	8005dee <_printf_float+0xce>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e7bf      	b.n	8005dec <_printf_float+0xcc>
 8005e6c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005e70:	d9db      	bls.n	8005e2a <_printf_float+0x10a>
 8005e72:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8005e76:	d118      	bne.n	8005eaa <_printf_float+0x18a>
 8005e78:	2900      	cmp	r1, #0
 8005e7a:	6863      	ldr	r3, [r4, #4]
 8005e7c:	dd0b      	ble.n	8005e96 <_printf_float+0x176>
 8005e7e:	6121      	str	r1, [r4, #16]
 8005e80:	b913      	cbnz	r3, 8005e88 <_printf_float+0x168>
 8005e82:	6822      	ldr	r2, [r4, #0]
 8005e84:	07d0      	lsls	r0, r2, #31
 8005e86:	d502      	bpl.n	8005e8e <_printf_float+0x16e>
 8005e88:	3301      	adds	r3, #1
 8005e8a:	440b      	add	r3, r1
 8005e8c:	6123      	str	r3, [r4, #16]
 8005e8e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e90:	f04f 0a00 	mov.w	sl, #0
 8005e94:	e7db      	b.n	8005e4e <_printf_float+0x12e>
 8005e96:	b913      	cbnz	r3, 8005e9e <_printf_float+0x17e>
 8005e98:	6822      	ldr	r2, [r4, #0]
 8005e9a:	07d2      	lsls	r2, r2, #31
 8005e9c:	d501      	bpl.n	8005ea2 <_printf_float+0x182>
 8005e9e:	3302      	adds	r3, #2
 8005ea0:	e7f4      	b.n	8005e8c <_printf_float+0x16c>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e7f2      	b.n	8005e8c <_printf_float+0x16c>
 8005ea6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eac:	4299      	cmp	r1, r3
 8005eae:	db05      	blt.n	8005ebc <_printf_float+0x19c>
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	6121      	str	r1, [r4, #16]
 8005eb4:	07d8      	lsls	r0, r3, #31
 8005eb6:	d5ea      	bpl.n	8005e8e <_printf_float+0x16e>
 8005eb8:	1c4b      	adds	r3, r1, #1
 8005eba:	e7e7      	b.n	8005e8c <_printf_float+0x16c>
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	bfd4      	ite	le
 8005ec0:	f1c1 0202 	rsble	r2, r1, #2
 8005ec4:	2201      	movgt	r2, #1
 8005ec6:	4413      	add	r3, r2
 8005ec8:	e7e0      	b.n	8005e8c <_printf_float+0x16c>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	055a      	lsls	r2, r3, #21
 8005ece:	d407      	bmi.n	8005ee0 <_printf_float+0x1c0>
 8005ed0:	6923      	ldr	r3, [r4, #16]
 8005ed2:	4642      	mov	r2, r8
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	47b8      	blx	r7
 8005eda:	3001      	adds	r0, #1
 8005edc:	d12a      	bne.n	8005f34 <_printf_float+0x214>
 8005ede:	e76b      	b.n	8005db8 <_printf_float+0x98>
 8005ee0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005ee4:	f240 80e0 	bls.w	80060a8 <_printf_float+0x388>
 8005ee8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005eec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ef4:	d133      	bne.n	8005f5e <_printf_float+0x23e>
 8005ef6:	4a38      	ldr	r2, [pc, #224]	@ (8005fd8 <_printf_float+0x2b8>)
 8005ef8:	2301      	movs	r3, #1
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	f43f af59 	beq.w	8005db8 <_printf_float+0x98>
 8005f06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005f0a:	4543      	cmp	r3, r8
 8005f0c:	db02      	blt.n	8005f14 <_printf_float+0x1f4>
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	07d8      	lsls	r0, r3, #31
 8005f12:	d50f      	bpl.n	8005f34 <_printf_float+0x214>
 8005f14:	9b05      	ldr	r3, [sp, #20]
 8005f16:	465a      	mov	r2, fp
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f43f af4a 	beq.w	8005db8 <_printf_float+0x98>
 8005f24:	f04f 0900 	mov.w	r9, #0
 8005f28:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f2c:	f104 0a1a 	add.w	sl, r4, #26
 8005f30:	45c8      	cmp	r8, r9
 8005f32:	dc09      	bgt.n	8005f48 <_printf_float+0x228>
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	079b      	lsls	r3, r3, #30
 8005f38:	f100 8107 	bmi.w	800614a <_printf_float+0x42a>
 8005f3c:	68e0      	ldr	r0, [r4, #12]
 8005f3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f40:	4298      	cmp	r0, r3
 8005f42:	bfb8      	it	lt
 8005f44:	4618      	movlt	r0, r3
 8005f46:	e739      	b.n	8005dbc <_printf_float+0x9c>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	4652      	mov	r2, sl
 8005f4c:	4631      	mov	r1, r6
 8005f4e:	4628      	mov	r0, r5
 8005f50:	47b8      	blx	r7
 8005f52:	3001      	adds	r0, #1
 8005f54:	f43f af30 	beq.w	8005db8 <_printf_float+0x98>
 8005f58:	f109 0901 	add.w	r9, r9, #1
 8005f5c:	e7e8      	b.n	8005f30 <_printf_float+0x210>
 8005f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	dc3b      	bgt.n	8005fdc <_printf_float+0x2bc>
 8005f64:	4a1c      	ldr	r2, [pc, #112]	@ (8005fd8 <_printf_float+0x2b8>)
 8005f66:	2301      	movs	r3, #1
 8005f68:	4631      	mov	r1, r6
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	47b8      	blx	r7
 8005f6e:	3001      	adds	r0, #1
 8005f70:	f43f af22 	beq.w	8005db8 <_printf_float+0x98>
 8005f74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f78:	ea59 0303 	orrs.w	r3, r9, r3
 8005f7c:	d102      	bne.n	8005f84 <_printf_float+0x264>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	07d9      	lsls	r1, r3, #31
 8005f82:	d5d7      	bpl.n	8005f34 <_printf_float+0x214>
 8005f84:	9b05      	ldr	r3, [sp, #20]
 8005f86:	465a      	mov	r2, fp
 8005f88:	4631      	mov	r1, r6
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	47b8      	blx	r7
 8005f8e:	3001      	adds	r0, #1
 8005f90:	f43f af12 	beq.w	8005db8 <_printf_float+0x98>
 8005f94:	f04f 0a00 	mov.w	sl, #0
 8005f98:	f104 0b1a 	add.w	fp, r4, #26
 8005f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f9e:	425b      	negs	r3, r3
 8005fa0:	4553      	cmp	r3, sl
 8005fa2:	dc01      	bgt.n	8005fa8 <_printf_float+0x288>
 8005fa4:	464b      	mov	r3, r9
 8005fa6:	e794      	b.n	8005ed2 <_printf_float+0x1b2>
 8005fa8:	2301      	movs	r3, #1
 8005faa:	465a      	mov	r2, fp
 8005fac:	4631      	mov	r1, r6
 8005fae:	4628      	mov	r0, r5
 8005fb0:	47b8      	blx	r7
 8005fb2:	3001      	adds	r0, #1
 8005fb4:	f43f af00 	beq.w	8005db8 <_printf_float+0x98>
 8005fb8:	f10a 0a01 	add.w	sl, sl, #1
 8005fbc:	e7ee      	b.n	8005f9c <_printf_float+0x27c>
 8005fbe:	bf00      	nop
 8005fc0:	ffffffff 	.word	0xffffffff
 8005fc4:	7fefffff 	.word	0x7fefffff
 8005fc8:	080773fc 	.word	0x080773fc
 8005fcc:	080773f8 	.word	0x080773f8
 8005fd0:	08077404 	.word	0x08077404
 8005fd4:	08077400 	.word	0x08077400
 8005fd8:	08077408 	.word	0x08077408
 8005fdc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fde:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fe2:	4553      	cmp	r3, sl
 8005fe4:	bfa8      	it	ge
 8005fe6:	4653      	movge	r3, sl
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	4699      	mov	r9, r3
 8005fec:	dc37      	bgt.n	800605e <_printf_float+0x33e>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	9307      	str	r3, [sp, #28]
 8005ff2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ff6:	f104 021a 	add.w	r2, r4, #26
 8005ffa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ffc:	9907      	ldr	r1, [sp, #28]
 8005ffe:	9306      	str	r3, [sp, #24]
 8006000:	eba3 0309 	sub.w	r3, r3, r9
 8006004:	428b      	cmp	r3, r1
 8006006:	dc31      	bgt.n	800606c <_printf_float+0x34c>
 8006008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800600a:	459a      	cmp	sl, r3
 800600c:	dc3b      	bgt.n	8006086 <_printf_float+0x366>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	07da      	lsls	r2, r3, #31
 8006012:	d438      	bmi.n	8006086 <_printf_float+0x366>
 8006014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006016:	ebaa 0903 	sub.w	r9, sl, r3
 800601a:	9b06      	ldr	r3, [sp, #24]
 800601c:	ebaa 0303 	sub.w	r3, sl, r3
 8006020:	4599      	cmp	r9, r3
 8006022:	bfa8      	it	ge
 8006024:	4699      	movge	r9, r3
 8006026:	f1b9 0f00 	cmp.w	r9, #0
 800602a:	dc34      	bgt.n	8006096 <_printf_float+0x376>
 800602c:	f04f 0800 	mov.w	r8, #0
 8006030:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006034:	f104 0b1a 	add.w	fp, r4, #26
 8006038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800603a:	ebaa 0303 	sub.w	r3, sl, r3
 800603e:	eba3 0309 	sub.w	r3, r3, r9
 8006042:	4543      	cmp	r3, r8
 8006044:	f77f af76 	ble.w	8005f34 <_printf_float+0x214>
 8006048:	2301      	movs	r3, #1
 800604a:	465a      	mov	r2, fp
 800604c:	4631      	mov	r1, r6
 800604e:	4628      	mov	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	3001      	adds	r0, #1
 8006054:	f43f aeb0 	beq.w	8005db8 <_printf_float+0x98>
 8006058:	f108 0801 	add.w	r8, r8, #1
 800605c:	e7ec      	b.n	8006038 <_printf_float+0x318>
 800605e:	4642      	mov	r2, r8
 8006060:	4631      	mov	r1, r6
 8006062:	4628      	mov	r0, r5
 8006064:	47b8      	blx	r7
 8006066:	3001      	adds	r0, #1
 8006068:	d1c1      	bne.n	8005fee <_printf_float+0x2ce>
 800606a:	e6a5      	b.n	8005db8 <_printf_float+0x98>
 800606c:	2301      	movs	r3, #1
 800606e:	4631      	mov	r1, r6
 8006070:	4628      	mov	r0, r5
 8006072:	9206      	str	r2, [sp, #24]
 8006074:	47b8      	blx	r7
 8006076:	3001      	adds	r0, #1
 8006078:	f43f ae9e 	beq.w	8005db8 <_printf_float+0x98>
 800607c:	9b07      	ldr	r3, [sp, #28]
 800607e:	9a06      	ldr	r2, [sp, #24]
 8006080:	3301      	adds	r3, #1
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	e7b9      	b.n	8005ffa <_printf_float+0x2da>
 8006086:	9b05      	ldr	r3, [sp, #20]
 8006088:	465a      	mov	r2, fp
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	d1bf      	bne.n	8006014 <_printf_float+0x2f4>
 8006094:	e690      	b.n	8005db8 <_printf_float+0x98>
 8006096:	9a06      	ldr	r2, [sp, #24]
 8006098:	464b      	mov	r3, r9
 800609a:	4442      	add	r2, r8
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	d1c2      	bne.n	800602c <_printf_float+0x30c>
 80060a6:	e687      	b.n	8005db8 <_printf_float+0x98>
 80060a8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80060ac:	f1b9 0f01 	cmp.w	r9, #1
 80060b0:	dc01      	bgt.n	80060b6 <_printf_float+0x396>
 80060b2:	07db      	lsls	r3, r3, #31
 80060b4:	d536      	bpl.n	8006124 <_printf_float+0x404>
 80060b6:	2301      	movs	r3, #1
 80060b8:	4642      	mov	r2, r8
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	47b8      	blx	r7
 80060c0:	3001      	adds	r0, #1
 80060c2:	f43f ae79 	beq.w	8005db8 <_printf_float+0x98>
 80060c6:	9b05      	ldr	r3, [sp, #20]
 80060c8:	465a      	mov	r2, fp
 80060ca:	4631      	mov	r1, r6
 80060cc:	4628      	mov	r0, r5
 80060ce:	47b8      	blx	r7
 80060d0:	3001      	adds	r0, #1
 80060d2:	f43f ae71 	beq.w	8005db8 <_printf_float+0x98>
 80060d6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80060da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80060de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e2:	f109 39ff 	add.w	r9, r9, #4294967295
 80060e6:	d018      	beq.n	800611a <_printf_float+0x3fa>
 80060e8:	464b      	mov	r3, r9
 80060ea:	f108 0201 	add.w	r2, r8, #1
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	d10c      	bne.n	8006112 <_printf_float+0x3f2>
 80060f8:	e65e      	b.n	8005db8 <_printf_float+0x98>
 80060fa:	2301      	movs	r3, #1
 80060fc:	465a      	mov	r2, fp
 80060fe:	4631      	mov	r1, r6
 8006100:	4628      	mov	r0, r5
 8006102:	47b8      	blx	r7
 8006104:	3001      	adds	r0, #1
 8006106:	f43f ae57 	beq.w	8005db8 <_printf_float+0x98>
 800610a:	f108 0801 	add.w	r8, r8, #1
 800610e:	45c8      	cmp	r8, r9
 8006110:	dbf3      	blt.n	80060fa <_printf_float+0x3da>
 8006112:	4653      	mov	r3, sl
 8006114:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006118:	e6dc      	b.n	8005ed4 <_printf_float+0x1b4>
 800611a:	f04f 0800 	mov.w	r8, #0
 800611e:	f104 0b1a 	add.w	fp, r4, #26
 8006122:	e7f4      	b.n	800610e <_printf_float+0x3ee>
 8006124:	2301      	movs	r3, #1
 8006126:	4642      	mov	r2, r8
 8006128:	e7e1      	b.n	80060ee <_printf_float+0x3ce>
 800612a:	2301      	movs	r3, #1
 800612c:	464a      	mov	r2, r9
 800612e:	4631      	mov	r1, r6
 8006130:	4628      	mov	r0, r5
 8006132:	47b8      	blx	r7
 8006134:	3001      	adds	r0, #1
 8006136:	f43f ae3f 	beq.w	8005db8 <_printf_float+0x98>
 800613a:	f108 0801 	add.w	r8, r8, #1
 800613e:	68e3      	ldr	r3, [r4, #12]
 8006140:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006142:	1a5b      	subs	r3, r3, r1
 8006144:	4543      	cmp	r3, r8
 8006146:	dcf0      	bgt.n	800612a <_printf_float+0x40a>
 8006148:	e6f8      	b.n	8005f3c <_printf_float+0x21c>
 800614a:	f04f 0800 	mov.w	r8, #0
 800614e:	f104 0919 	add.w	r9, r4, #25
 8006152:	e7f4      	b.n	800613e <_printf_float+0x41e>

08006154 <_printf_common>:
 8006154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006158:	4616      	mov	r6, r2
 800615a:	4698      	mov	r8, r3
 800615c:	688a      	ldr	r2, [r1, #8]
 800615e:	690b      	ldr	r3, [r1, #16]
 8006160:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006164:	4293      	cmp	r3, r2
 8006166:	bfb8      	it	lt
 8006168:	4613      	movlt	r3, r2
 800616a:	6033      	str	r3, [r6, #0]
 800616c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006170:	4607      	mov	r7, r0
 8006172:	460c      	mov	r4, r1
 8006174:	b10a      	cbz	r2, 800617a <_printf_common+0x26>
 8006176:	3301      	adds	r3, #1
 8006178:	6033      	str	r3, [r6, #0]
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	0699      	lsls	r1, r3, #26
 800617e:	bf42      	ittt	mi
 8006180:	6833      	ldrmi	r3, [r6, #0]
 8006182:	3302      	addmi	r3, #2
 8006184:	6033      	strmi	r3, [r6, #0]
 8006186:	6825      	ldr	r5, [r4, #0]
 8006188:	f015 0506 	ands.w	r5, r5, #6
 800618c:	d106      	bne.n	800619c <_printf_common+0x48>
 800618e:	f104 0a19 	add.w	sl, r4, #25
 8006192:	68e3      	ldr	r3, [r4, #12]
 8006194:	6832      	ldr	r2, [r6, #0]
 8006196:	1a9b      	subs	r3, r3, r2
 8006198:	42ab      	cmp	r3, r5
 800619a:	dc26      	bgt.n	80061ea <_printf_common+0x96>
 800619c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061a0:	6822      	ldr	r2, [r4, #0]
 80061a2:	3b00      	subs	r3, #0
 80061a4:	bf18      	it	ne
 80061a6:	2301      	movne	r3, #1
 80061a8:	0692      	lsls	r2, r2, #26
 80061aa:	d42b      	bmi.n	8006204 <_printf_common+0xb0>
 80061ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061b0:	4641      	mov	r1, r8
 80061b2:	4638      	mov	r0, r7
 80061b4:	47c8      	blx	r9
 80061b6:	3001      	adds	r0, #1
 80061b8:	d01e      	beq.n	80061f8 <_printf_common+0xa4>
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	6922      	ldr	r2, [r4, #16]
 80061be:	f003 0306 	and.w	r3, r3, #6
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	bf02      	ittt	eq
 80061c6:	68e5      	ldreq	r5, [r4, #12]
 80061c8:	6833      	ldreq	r3, [r6, #0]
 80061ca:	1aed      	subeq	r5, r5, r3
 80061cc:	68a3      	ldr	r3, [r4, #8]
 80061ce:	bf0c      	ite	eq
 80061d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061d4:	2500      	movne	r5, #0
 80061d6:	4293      	cmp	r3, r2
 80061d8:	bfc4      	itt	gt
 80061da:	1a9b      	subgt	r3, r3, r2
 80061dc:	18ed      	addgt	r5, r5, r3
 80061de:	2600      	movs	r6, #0
 80061e0:	341a      	adds	r4, #26
 80061e2:	42b5      	cmp	r5, r6
 80061e4:	d11a      	bne.n	800621c <_printf_common+0xc8>
 80061e6:	2000      	movs	r0, #0
 80061e8:	e008      	b.n	80061fc <_printf_common+0xa8>
 80061ea:	2301      	movs	r3, #1
 80061ec:	4652      	mov	r2, sl
 80061ee:	4641      	mov	r1, r8
 80061f0:	4638      	mov	r0, r7
 80061f2:	47c8      	blx	r9
 80061f4:	3001      	adds	r0, #1
 80061f6:	d103      	bne.n	8006200 <_printf_common+0xac>
 80061f8:	f04f 30ff 	mov.w	r0, #4294967295
 80061fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006200:	3501      	adds	r5, #1
 8006202:	e7c6      	b.n	8006192 <_printf_common+0x3e>
 8006204:	18e1      	adds	r1, r4, r3
 8006206:	1c5a      	adds	r2, r3, #1
 8006208:	2030      	movs	r0, #48	@ 0x30
 800620a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800620e:	4422      	add	r2, r4
 8006210:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006214:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006218:	3302      	adds	r3, #2
 800621a:	e7c7      	b.n	80061ac <_printf_common+0x58>
 800621c:	2301      	movs	r3, #1
 800621e:	4622      	mov	r2, r4
 8006220:	4641      	mov	r1, r8
 8006222:	4638      	mov	r0, r7
 8006224:	47c8      	blx	r9
 8006226:	3001      	adds	r0, #1
 8006228:	d0e6      	beq.n	80061f8 <_printf_common+0xa4>
 800622a:	3601      	adds	r6, #1
 800622c:	e7d9      	b.n	80061e2 <_printf_common+0x8e>
	...

08006230 <_printf_i>:
 8006230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006234:	7e0f      	ldrb	r7, [r1, #24]
 8006236:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006238:	2f78      	cmp	r7, #120	@ 0x78
 800623a:	4691      	mov	r9, r2
 800623c:	4680      	mov	r8, r0
 800623e:	460c      	mov	r4, r1
 8006240:	469a      	mov	sl, r3
 8006242:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006246:	d807      	bhi.n	8006258 <_printf_i+0x28>
 8006248:	2f62      	cmp	r7, #98	@ 0x62
 800624a:	d80a      	bhi.n	8006262 <_printf_i+0x32>
 800624c:	2f00      	cmp	r7, #0
 800624e:	f000 80d1 	beq.w	80063f4 <_printf_i+0x1c4>
 8006252:	2f58      	cmp	r7, #88	@ 0x58
 8006254:	f000 80b8 	beq.w	80063c8 <_printf_i+0x198>
 8006258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800625c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006260:	e03a      	b.n	80062d8 <_printf_i+0xa8>
 8006262:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006266:	2b15      	cmp	r3, #21
 8006268:	d8f6      	bhi.n	8006258 <_printf_i+0x28>
 800626a:	a101      	add	r1, pc, #4	@ (adr r1, 8006270 <_printf_i+0x40>)
 800626c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006270:	080062c9 	.word	0x080062c9
 8006274:	080062dd 	.word	0x080062dd
 8006278:	08006259 	.word	0x08006259
 800627c:	08006259 	.word	0x08006259
 8006280:	08006259 	.word	0x08006259
 8006284:	08006259 	.word	0x08006259
 8006288:	080062dd 	.word	0x080062dd
 800628c:	08006259 	.word	0x08006259
 8006290:	08006259 	.word	0x08006259
 8006294:	08006259 	.word	0x08006259
 8006298:	08006259 	.word	0x08006259
 800629c:	080063db 	.word	0x080063db
 80062a0:	08006307 	.word	0x08006307
 80062a4:	08006395 	.word	0x08006395
 80062a8:	08006259 	.word	0x08006259
 80062ac:	08006259 	.word	0x08006259
 80062b0:	080063fd 	.word	0x080063fd
 80062b4:	08006259 	.word	0x08006259
 80062b8:	08006307 	.word	0x08006307
 80062bc:	08006259 	.word	0x08006259
 80062c0:	08006259 	.word	0x08006259
 80062c4:	0800639d 	.word	0x0800639d
 80062c8:	6833      	ldr	r3, [r6, #0]
 80062ca:	1d1a      	adds	r2, r3, #4
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6032      	str	r2, [r6, #0]
 80062d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062d8:	2301      	movs	r3, #1
 80062da:	e09c      	b.n	8006416 <_printf_i+0x1e6>
 80062dc:	6833      	ldr	r3, [r6, #0]
 80062de:	6820      	ldr	r0, [r4, #0]
 80062e0:	1d19      	adds	r1, r3, #4
 80062e2:	6031      	str	r1, [r6, #0]
 80062e4:	0606      	lsls	r6, r0, #24
 80062e6:	d501      	bpl.n	80062ec <_printf_i+0xbc>
 80062e8:	681d      	ldr	r5, [r3, #0]
 80062ea:	e003      	b.n	80062f4 <_printf_i+0xc4>
 80062ec:	0645      	lsls	r5, r0, #25
 80062ee:	d5fb      	bpl.n	80062e8 <_printf_i+0xb8>
 80062f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062f4:	2d00      	cmp	r5, #0
 80062f6:	da03      	bge.n	8006300 <_printf_i+0xd0>
 80062f8:	232d      	movs	r3, #45	@ 0x2d
 80062fa:	426d      	negs	r5, r5
 80062fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006300:	4858      	ldr	r0, [pc, #352]	@ (8006464 <_printf_i+0x234>)
 8006302:	230a      	movs	r3, #10
 8006304:	e011      	b.n	800632a <_printf_i+0xfa>
 8006306:	6821      	ldr	r1, [r4, #0]
 8006308:	6833      	ldr	r3, [r6, #0]
 800630a:	0608      	lsls	r0, r1, #24
 800630c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006310:	d402      	bmi.n	8006318 <_printf_i+0xe8>
 8006312:	0649      	lsls	r1, r1, #25
 8006314:	bf48      	it	mi
 8006316:	b2ad      	uxthmi	r5, r5
 8006318:	2f6f      	cmp	r7, #111	@ 0x6f
 800631a:	4852      	ldr	r0, [pc, #328]	@ (8006464 <_printf_i+0x234>)
 800631c:	6033      	str	r3, [r6, #0]
 800631e:	bf14      	ite	ne
 8006320:	230a      	movne	r3, #10
 8006322:	2308      	moveq	r3, #8
 8006324:	2100      	movs	r1, #0
 8006326:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800632a:	6866      	ldr	r6, [r4, #4]
 800632c:	60a6      	str	r6, [r4, #8]
 800632e:	2e00      	cmp	r6, #0
 8006330:	db05      	blt.n	800633e <_printf_i+0x10e>
 8006332:	6821      	ldr	r1, [r4, #0]
 8006334:	432e      	orrs	r6, r5
 8006336:	f021 0104 	bic.w	r1, r1, #4
 800633a:	6021      	str	r1, [r4, #0]
 800633c:	d04b      	beq.n	80063d6 <_printf_i+0x1a6>
 800633e:	4616      	mov	r6, r2
 8006340:	fbb5 f1f3 	udiv	r1, r5, r3
 8006344:	fb03 5711 	mls	r7, r3, r1, r5
 8006348:	5dc7      	ldrb	r7, [r0, r7]
 800634a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800634e:	462f      	mov	r7, r5
 8006350:	42bb      	cmp	r3, r7
 8006352:	460d      	mov	r5, r1
 8006354:	d9f4      	bls.n	8006340 <_printf_i+0x110>
 8006356:	2b08      	cmp	r3, #8
 8006358:	d10b      	bne.n	8006372 <_printf_i+0x142>
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	07df      	lsls	r7, r3, #31
 800635e:	d508      	bpl.n	8006372 <_printf_i+0x142>
 8006360:	6923      	ldr	r3, [r4, #16]
 8006362:	6861      	ldr	r1, [r4, #4]
 8006364:	4299      	cmp	r1, r3
 8006366:	bfde      	ittt	le
 8006368:	2330      	movle	r3, #48	@ 0x30
 800636a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800636e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006372:	1b92      	subs	r2, r2, r6
 8006374:	6122      	str	r2, [r4, #16]
 8006376:	f8cd a000 	str.w	sl, [sp]
 800637a:	464b      	mov	r3, r9
 800637c:	aa03      	add	r2, sp, #12
 800637e:	4621      	mov	r1, r4
 8006380:	4640      	mov	r0, r8
 8006382:	f7ff fee7 	bl	8006154 <_printf_common>
 8006386:	3001      	adds	r0, #1
 8006388:	d14a      	bne.n	8006420 <_printf_i+0x1f0>
 800638a:	f04f 30ff 	mov.w	r0, #4294967295
 800638e:	b004      	add	sp, #16
 8006390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	f043 0320 	orr.w	r3, r3, #32
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	4832      	ldr	r0, [pc, #200]	@ (8006468 <_printf_i+0x238>)
 800639e:	2778      	movs	r7, #120	@ 0x78
 80063a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063a4:	6823      	ldr	r3, [r4, #0]
 80063a6:	6831      	ldr	r1, [r6, #0]
 80063a8:	061f      	lsls	r7, r3, #24
 80063aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80063ae:	d402      	bmi.n	80063b6 <_printf_i+0x186>
 80063b0:	065f      	lsls	r7, r3, #25
 80063b2:	bf48      	it	mi
 80063b4:	b2ad      	uxthmi	r5, r5
 80063b6:	6031      	str	r1, [r6, #0]
 80063b8:	07d9      	lsls	r1, r3, #31
 80063ba:	bf44      	itt	mi
 80063bc:	f043 0320 	orrmi.w	r3, r3, #32
 80063c0:	6023      	strmi	r3, [r4, #0]
 80063c2:	b11d      	cbz	r5, 80063cc <_printf_i+0x19c>
 80063c4:	2310      	movs	r3, #16
 80063c6:	e7ad      	b.n	8006324 <_printf_i+0xf4>
 80063c8:	4826      	ldr	r0, [pc, #152]	@ (8006464 <_printf_i+0x234>)
 80063ca:	e7e9      	b.n	80063a0 <_printf_i+0x170>
 80063cc:	6823      	ldr	r3, [r4, #0]
 80063ce:	f023 0320 	bic.w	r3, r3, #32
 80063d2:	6023      	str	r3, [r4, #0]
 80063d4:	e7f6      	b.n	80063c4 <_printf_i+0x194>
 80063d6:	4616      	mov	r6, r2
 80063d8:	e7bd      	b.n	8006356 <_printf_i+0x126>
 80063da:	6833      	ldr	r3, [r6, #0]
 80063dc:	6825      	ldr	r5, [r4, #0]
 80063de:	6961      	ldr	r1, [r4, #20]
 80063e0:	1d18      	adds	r0, r3, #4
 80063e2:	6030      	str	r0, [r6, #0]
 80063e4:	062e      	lsls	r6, r5, #24
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	d501      	bpl.n	80063ee <_printf_i+0x1be>
 80063ea:	6019      	str	r1, [r3, #0]
 80063ec:	e002      	b.n	80063f4 <_printf_i+0x1c4>
 80063ee:	0668      	lsls	r0, r5, #25
 80063f0:	d5fb      	bpl.n	80063ea <_printf_i+0x1ba>
 80063f2:	8019      	strh	r1, [r3, #0]
 80063f4:	2300      	movs	r3, #0
 80063f6:	6123      	str	r3, [r4, #16]
 80063f8:	4616      	mov	r6, r2
 80063fa:	e7bc      	b.n	8006376 <_printf_i+0x146>
 80063fc:	6833      	ldr	r3, [r6, #0]
 80063fe:	1d1a      	adds	r2, r3, #4
 8006400:	6032      	str	r2, [r6, #0]
 8006402:	681e      	ldr	r6, [r3, #0]
 8006404:	6862      	ldr	r2, [r4, #4]
 8006406:	2100      	movs	r1, #0
 8006408:	4630      	mov	r0, r6
 800640a:	f7f9 ff19 	bl	8000240 <memchr>
 800640e:	b108      	cbz	r0, 8006414 <_printf_i+0x1e4>
 8006410:	1b80      	subs	r0, r0, r6
 8006412:	6060      	str	r0, [r4, #4]
 8006414:	6863      	ldr	r3, [r4, #4]
 8006416:	6123      	str	r3, [r4, #16]
 8006418:	2300      	movs	r3, #0
 800641a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800641e:	e7aa      	b.n	8006376 <_printf_i+0x146>
 8006420:	6923      	ldr	r3, [r4, #16]
 8006422:	4632      	mov	r2, r6
 8006424:	4649      	mov	r1, r9
 8006426:	4640      	mov	r0, r8
 8006428:	47d0      	blx	sl
 800642a:	3001      	adds	r0, #1
 800642c:	d0ad      	beq.n	800638a <_printf_i+0x15a>
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	079b      	lsls	r3, r3, #30
 8006432:	d413      	bmi.n	800645c <_printf_i+0x22c>
 8006434:	68e0      	ldr	r0, [r4, #12]
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	4298      	cmp	r0, r3
 800643a:	bfb8      	it	lt
 800643c:	4618      	movlt	r0, r3
 800643e:	e7a6      	b.n	800638e <_printf_i+0x15e>
 8006440:	2301      	movs	r3, #1
 8006442:	4632      	mov	r2, r6
 8006444:	4649      	mov	r1, r9
 8006446:	4640      	mov	r0, r8
 8006448:	47d0      	blx	sl
 800644a:	3001      	adds	r0, #1
 800644c:	d09d      	beq.n	800638a <_printf_i+0x15a>
 800644e:	3501      	adds	r5, #1
 8006450:	68e3      	ldr	r3, [r4, #12]
 8006452:	9903      	ldr	r1, [sp, #12]
 8006454:	1a5b      	subs	r3, r3, r1
 8006456:	42ab      	cmp	r3, r5
 8006458:	dcf2      	bgt.n	8006440 <_printf_i+0x210>
 800645a:	e7eb      	b.n	8006434 <_printf_i+0x204>
 800645c:	2500      	movs	r5, #0
 800645e:	f104 0619 	add.w	r6, r4, #25
 8006462:	e7f5      	b.n	8006450 <_printf_i+0x220>
 8006464:	0807740a 	.word	0x0807740a
 8006468:	0807741b 	.word	0x0807741b

0800646c <std>:
 800646c:	2300      	movs	r3, #0
 800646e:	b510      	push	{r4, lr}
 8006470:	4604      	mov	r4, r0
 8006472:	e9c0 3300 	strd	r3, r3, [r0]
 8006476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800647a:	6083      	str	r3, [r0, #8]
 800647c:	8181      	strh	r1, [r0, #12]
 800647e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006480:	81c2      	strh	r2, [r0, #14]
 8006482:	6183      	str	r3, [r0, #24]
 8006484:	4619      	mov	r1, r3
 8006486:	2208      	movs	r2, #8
 8006488:	305c      	adds	r0, #92	@ 0x5c
 800648a:	f000 f92a 	bl	80066e2 <memset>
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <std+0x58>)
 8006490:	6263      	str	r3, [r4, #36]	@ 0x24
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <std+0x5c>)
 8006494:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006496:	4b0d      	ldr	r3, [pc, #52]	@ (80064cc <std+0x60>)
 8006498:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <std+0x64>)
 800649c:	6323      	str	r3, [r4, #48]	@ 0x30
 800649e:	4b0d      	ldr	r3, [pc, #52]	@ (80064d4 <std+0x68>)
 80064a0:	6224      	str	r4, [r4, #32]
 80064a2:	429c      	cmp	r4, r3
 80064a4:	d006      	beq.n	80064b4 <std+0x48>
 80064a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064aa:	4294      	cmp	r4, r2
 80064ac:	d002      	beq.n	80064b4 <std+0x48>
 80064ae:	33d0      	adds	r3, #208	@ 0xd0
 80064b0:	429c      	cmp	r4, r3
 80064b2:	d105      	bne.n	80064c0 <std+0x54>
 80064b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064bc:	f000 b98e 	b.w	80067dc <__retarget_lock_init_recursive>
 80064c0:	bd10      	pop	{r4, pc}
 80064c2:	bf00      	nop
 80064c4:	0800665d 	.word	0x0800665d
 80064c8:	0800667f 	.word	0x0800667f
 80064cc:	080066b7 	.word	0x080066b7
 80064d0:	080066db 	.word	0x080066db
 80064d4:	200004c0 	.word	0x200004c0

080064d8 <stdio_exit_handler>:
 80064d8:	4a02      	ldr	r2, [pc, #8]	@ (80064e4 <stdio_exit_handler+0xc>)
 80064da:	4903      	ldr	r1, [pc, #12]	@ (80064e8 <stdio_exit_handler+0x10>)
 80064dc:	4803      	ldr	r0, [pc, #12]	@ (80064ec <stdio_exit_handler+0x14>)
 80064de:	f000 b869 	b.w	80065b4 <_fwalk_sglue>
 80064e2:	bf00      	nop
 80064e4:	2000002c 	.word	0x2000002c
 80064e8:	08008061 	.word	0x08008061
 80064ec:	2000003c 	.word	0x2000003c

080064f0 <cleanup_stdio>:
 80064f0:	6841      	ldr	r1, [r0, #4]
 80064f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006524 <cleanup_stdio+0x34>)
 80064f4:	4299      	cmp	r1, r3
 80064f6:	b510      	push	{r4, lr}
 80064f8:	4604      	mov	r4, r0
 80064fa:	d001      	beq.n	8006500 <cleanup_stdio+0x10>
 80064fc:	f001 fdb0 	bl	8008060 <_fflush_r>
 8006500:	68a1      	ldr	r1, [r4, #8]
 8006502:	4b09      	ldr	r3, [pc, #36]	@ (8006528 <cleanup_stdio+0x38>)
 8006504:	4299      	cmp	r1, r3
 8006506:	d002      	beq.n	800650e <cleanup_stdio+0x1e>
 8006508:	4620      	mov	r0, r4
 800650a:	f001 fda9 	bl	8008060 <_fflush_r>
 800650e:	68e1      	ldr	r1, [r4, #12]
 8006510:	4b06      	ldr	r3, [pc, #24]	@ (800652c <cleanup_stdio+0x3c>)
 8006512:	4299      	cmp	r1, r3
 8006514:	d004      	beq.n	8006520 <cleanup_stdio+0x30>
 8006516:	4620      	mov	r0, r4
 8006518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800651c:	f001 bda0 	b.w	8008060 <_fflush_r>
 8006520:	bd10      	pop	{r4, pc}
 8006522:	bf00      	nop
 8006524:	200004c0 	.word	0x200004c0
 8006528:	20000528 	.word	0x20000528
 800652c:	20000590 	.word	0x20000590

08006530 <global_stdio_init.part.0>:
 8006530:	b510      	push	{r4, lr}
 8006532:	4b0b      	ldr	r3, [pc, #44]	@ (8006560 <global_stdio_init.part.0+0x30>)
 8006534:	4c0b      	ldr	r4, [pc, #44]	@ (8006564 <global_stdio_init.part.0+0x34>)
 8006536:	4a0c      	ldr	r2, [pc, #48]	@ (8006568 <global_stdio_init.part.0+0x38>)
 8006538:	601a      	str	r2, [r3, #0]
 800653a:	4620      	mov	r0, r4
 800653c:	2200      	movs	r2, #0
 800653e:	2104      	movs	r1, #4
 8006540:	f7ff ff94 	bl	800646c <std>
 8006544:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006548:	2201      	movs	r2, #1
 800654a:	2109      	movs	r1, #9
 800654c:	f7ff ff8e 	bl	800646c <std>
 8006550:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006554:	2202      	movs	r2, #2
 8006556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800655a:	2112      	movs	r1, #18
 800655c:	f7ff bf86 	b.w	800646c <std>
 8006560:	200005f8 	.word	0x200005f8
 8006564:	200004c0 	.word	0x200004c0
 8006568:	080064d9 	.word	0x080064d9

0800656c <__sfp_lock_acquire>:
 800656c:	4801      	ldr	r0, [pc, #4]	@ (8006574 <__sfp_lock_acquire+0x8>)
 800656e:	f000 b936 	b.w	80067de <__retarget_lock_acquire_recursive>
 8006572:	bf00      	nop
 8006574:	20000601 	.word	0x20000601

08006578 <__sfp_lock_release>:
 8006578:	4801      	ldr	r0, [pc, #4]	@ (8006580 <__sfp_lock_release+0x8>)
 800657a:	f000 b931 	b.w	80067e0 <__retarget_lock_release_recursive>
 800657e:	bf00      	nop
 8006580:	20000601 	.word	0x20000601

08006584 <__sinit>:
 8006584:	b510      	push	{r4, lr}
 8006586:	4604      	mov	r4, r0
 8006588:	f7ff fff0 	bl	800656c <__sfp_lock_acquire>
 800658c:	6a23      	ldr	r3, [r4, #32]
 800658e:	b11b      	cbz	r3, 8006598 <__sinit+0x14>
 8006590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006594:	f7ff bff0 	b.w	8006578 <__sfp_lock_release>
 8006598:	4b04      	ldr	r3, [pc, #16]	@ (80065ac <__sinit+0x28>)
 800659a:	6223      	str	r3, [r4, #32]
 800659c:	4b04      	ldr	r3, [pc, #16]	@ (80065b0 <__sinit+0x2c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1f5      	bne.n	8006590 <__sinit+0xc>
 80065a4:	f7ff ffc4 	bl	8006530 <global_stdio_init.part.0>
 80065a8:	e7f2      	b.n	8006590 <__sinit+0xc>
 80065aa:	bf00      	nop
 80065ac:	080064f1 	.word	0x080064f1
 80065b0:	200005f8 	.word	0x200005f8

080065b4 <_fwalk_sglue>:
 80065b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065b8:	4607      	mov	r7, r0
 80065ba:	4688      	mov	r8, r1
 80065bc:	4614      	mov	r4, r2
 80065be:	2600      	movs	r6, #0
 80065c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065c4:	f1b9 0901 	subs.w	r9, r9, #1
 80065c8:	d505      	bpl.n	80065d6 <_fwalk_sglue+0x22>
 80065ca:	6824      	ldr	r4, [r4, #0]
 80065cc:	2c00      	cmp	r4, #0
 80065ce:	d1f7      	bne.n	80065c0 <_fwalk_sglue+0xc>
 80065d0:	4630      	mov	r0, r6
 80065d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065d6:	89ab      	ldrh	r3, [r5, #12]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d907      	bls.n	80065ec <_fwalk_sglue+0x38>
 80065dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065e0:	3301      	adds	r3, #1
 80065e2:	d003      	beq.n	80065ec <_fwalk_sglue+0x38>
 80065e4:	4629      	mov	r1, r5
 80065e6:	4638      	mov	r0, r7
 80065e8:	47c0      	blx	r8
 80065ea:	4306      	orrs	r6, r0
 80065ec:	3568      	adds	r5, #104	@ 0x68
 80065ee:	e7e9      	b.n	80065c4 <_fwalk_sglue+0x10>

080065f0 <sniprintf>:
 80065f0:	b40c      	push	{r2, r3}
 80065f2:	b530      	push	{r4, r5, lr}
 80065f4:	4b18      	ldr	r3, [pc, #96]	@ (8006658 <sniprintf+0x68>)
 80065f6:	1e0c      	subs	r4, r1, #0
 80065f8:	681d      	ldr	r5, [r3, #0]
 80065fa:	b09d      	sub	sp, #116	@ 0x74
 80065fc:	da08      	bge.n	8006610 <sniprintf+0x20>
 80065fe:	238b      	movs	r3, #139	@ 0x8b
 8006600:	602b      	str	r3, [r5, #0]
 8006602:	f04f 30ff 	mov.w	r0, #4294967295
 8006606:	b01d      	add	sp, #116	@ 0x74
 8006608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800660c:	b002      	add	sp, #8
 800660e:	4770      	bx	lr
 8006610:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006614:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006618:	f04f 0300 	mov.w	r3, #0
 800661c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800661e:	bf14      	ite	ne
 8006620:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006624:	4623      	moveq	r3, r4
 8006626:	9304      	str	r3, [sp, #16]
 8006628:	9307      	str	r3, [sp, #28]
 800662a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800662e:	9002      	str	r0, [sp, #8]
 8006630:	9006      	str	r0, [sp, #24]
 8006632:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006636:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006638:	ab21      	add	r3, sp, #132	@ 0x84
 800663a:	a902      	add	r1, sp, #8
 800663c:	4628      	mov	r0, r5
 800663e:	9301      	str	r3, [sp, #4]
 8006640:	f001 fb8e 	bl	8007d60 <_svfiprintf_r>
 8006644:	1c43      	adds	r3, r0, #1
 8006646:	bfbc      	itt	lt
 8006648:	238b      	movlt	r3, #139	@ 0x8b
 800664a:	602b      	strlt	r3, [r5, #0]
 800664c:	2c00      	cmp	r4, #0
 800664e:	d0da      	beq.n	8006606 <sniprintf+0x16>
 8006650:	9b02      	ldr	r3, [sp, #8]
 8006652:	2200      	movs	r2, #0
 8006654:	701a      	strb	r2, [r3, #0]
 8006656:	e7d6      	b.n	8006606 <sniprintf+0x16>
 8006658:	20000038 	.word	0x20000038

0800665c <__sread>:
 800665c:	b510      	push	{r4, lr}
 800665e:	460c      	mov	r4, r1
 8006660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006664:	f000 f86c 	bl	8006740 <_read_r>
 8006668:	2800      	cmp	r0, #0
 800666a:	bfab      	itete	ge
 800666c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800666e:	89a3      	ldrhlt	r3, [r4, #12]
 8006670:	181b      	addge	r3, r3, r0
 8006672:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006676:	bfac      	ite	ge
 8006678:	6563      	strge	r3, [r4, #84]	@ 0x54
 800667a:	81a3      	strhlt	r3, [r4, #12]
 800667c:	bd10      	pop	{r4, pc}

0800667e <__swrite>:
 800667e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006682:	461f      	mov	r7, r3
 8006684:	898b      	ldrh	r3, [r1, #12]
 8006686:	05db      	lsls	r3, r3, #23
 8006688:	4605      	mov	r5, r0
 800668a:	460c      	mov	r4, r1
 800668c:	4616      	mov	r6, r2
 800668e:	d505      	bpl.n	800669c <__swrite+0x1e>
 8006690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006694:	2302      	movs	r3, #2
 8006696:	2200      	movs	r2, #0
 8006698:	f000 f840 	bl	800671c <_lseek_r>
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066a6:	81a3      	strh	r3, [r4, #12]
 80066a8:	4632      	mov	r2, r6
 80066aa:	463b      	mov	r3, r7
 80066ac:	4628      	mov	r0, r5
 80066ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066b2:	f000 b857 	b.w	8006764 <_write_r>

080066b6 <__sseek>:
 80066b6:	b510      	push	{r4, lr}
 80066b8:	460c      	mov	r4, r1
 80066ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066be:	f000 f82d 	bl	800671c <_lseek_r>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	bf15      	itete	ne
 80066c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80066ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80066ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80066d2:	81a3      	strheq	r3, [r4, #12]
 80066d4:	bf18      	it	ne
 80066d6:	81a3      	strhne	r3, [r4, #12]
 80066d8:	bd10      	pop	{r4, pc}

080066da <__sclose>:
 80066da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066de:	f000 b80d 	b.w	80066fc <_close_r>

080066e2 <memset>:
 80066e2:	4402      	add	r2, r0
 80066e4:	4603      	mov	r3, r0
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d100      	bne.n	80066ec <memset+0xa>
 80066ea:	4770      	bx	lr
 80066ec:	f803 1b01 	strb.w	r1, [r3], #1
 80066f0:	e7f9      	b.n	80066e6 <memset+0x4>
	...

080066f4 <_localeconv_r>:
 80066f4:	4800      	ldr	r0, [pc, #0]	@ (80066f8 <_localeconv_r+0x4>)
 80066f6:	4770      	bx	lr
 80066f8:	20000178 	.word	0x20000178

080066fc <_close_r>:
 80066fc:	b538      	push	{r3, r4, r5, lr}
 80066fe:	4d06      	ldr	r5, [pc, #24]	@ (8006718 <_close_r+0x1c>)
 8006700:	2300      	movs	r3, #0
 8006702:	4604      	mov	r4, r0
 8006704:	4608      	mov	r0, r1
 8006706:	602b      	str	r3, [r5, #0]
 8006708:	f7fa fd86 	bl	8001218 <_close>
 800670c:	1c43      	adds	r3, r0, #1
 800670e:	d102      	bne.n	8006716 <_close_r+0x1a>
 8006710:	682b      	ldr	r3, [r5, #0]
 8006712:	b103      	cbz	r3, 8006716 <_close_r+0x1a>
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	bd38      	pop	{r3, r4, r5, pc}
 8006718:	200005fc 	.word	0x200005fc

0800671c <_lseek_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	4d07      	ldr	r5, [pc, #28]	@ (800673c <_lseek_r+0x20>)
 8006720:	4604      	mov	r4, r0
 8006722:	4608      	mov	r0, r1
 8006724:	4611      	mov	r1, r2
 8006726:	2200      	movs	r2, #0
 8006728:	602a      	str	r2, [r5, #0]
 800672a:	461a      	mov	r2, r3
 800672c:	f7fa fd9b 	bl	8001266 <_lseek>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	d102      	bne.n	800673a <_lseek_r+0x1e>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	b103      	cbz	r3, 800673a <_lseek_r+0x1e>
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	bd38      	pop	{r3, r4, r5, pc}
 800673c:	200005fc 	.word	0x200005fc

08006740 <_read_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d07      	ldr	r5, [pc, #28]	@ (8006760 <_read_r+0x20>)
 8006744:	4604      	mov	r4, r0
 8006746:	4608      	mov	r0, r1
 8006748:	4611      	mov	r1, r2
 800674a:	2200      	movs	r2, #0
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	f7fa fd29 	bl	80011a6 <_read>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_read_r+0x1e>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_read_r+0x1e>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	200005fc 	.word	0x200005fc

08006764 <_write_r>:
 8006764:	b538      	push	{r3, r4, r5, lr}
 8006766:	4d07      	ldr	r5, [pc, #28]	@ (8006784 <_write_r+0x20>)
 8006768:	4604      	mov	r4, r0
 800676a:	4608      	mov	r0, r1
 800676c:	4611      	mov	r1, r2
 800676e:	2200      	movs	r2, #0
 8006770:	602a      	str	r2, [r5, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	f7fa fd34 	bl	80011e0 <_write>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d102      	bne.n	8006782 <_write_r+0x1e>
 800677c:	682b      	ldr	r3, [r5, #0]
 800677e:	b103      	cbz	r3, 8006782 <_write_r+0x1e>
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	200005fc 	.word	0x200005fc

08006788 <__errno>:
 8006788:	4b01      	ldr	r3, [pc, #4]	@ (8006790 <__errno+0x8>)
 800678a:	6818      	ldr	r0, [r3, #0]
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	20000038 	.word	0x20000038

08006794 <__libc_init_array>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	4d0d      	ldr	r5, [pc, #52]	@ (80067cc <__libc_init_array+0x38>)
 8006798:	4c0d      	ldr	r4, [pc, #52]	@ (80067d0 <__libc_init_array+0x3c>)
 800679a:	1b64      	subs	r4, r4, r5
 800679c:	10a4      	asrs	r4, r4, #2
 800679e:	2600      	movs	r6, #0
 80067a0:	42a6      	cmp	r6, r4
 80067a2:	d109      	bne.n	80067b8 <__libc_init_array+0x24>
 80067a4:	4d0b      	ldr	r5, [pc, #44]	@ (80067d4 <__libc_init_array+0x40>)
 80067a6:	4c0c      	ldr	r4, [pc, #48]	@ (80067d8 <__libc_init_array+0x44>)
 80067a8:	f001 fff8 	bl	800879c <_init>
 80067ac:	1b64      	subs	r4, r4, r5
 80067ae:	10a4      	asrs	r4, r4, #2
 80067b0:	2600      	movs	r6, #0
 80067b2:	42a6      	cmp	r6, r4
 80067b4:	d105      	bne.n	80067c2 <__libc_init_array+0x2e>
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80067bc:	4798      	blx	r3
 80067be:	3601      	adds	r6, #1
 80067c0:	e7ee      	b.n	80067a0 <__libc_init_array+0xc>
 80067c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c6:	4798      	blx	r3
 80067c8:	3601      	adds	r6, #1
 80067ca:	e7f2      	b.n	80067b2 <__libc_init_array+0x1e>
 80067cc:	08077774 	.word	0x08077774
 80067d0:	08077774 	.word	0x08077774
 80067d4:	08077774 	.word	0x08077774
 80067d8:	08077778 	.word	0x08077778

080067dc <__retarget_lock_init_recursive>:
 80067dc:	4770      	bx	lr

080067de <__retarget_lock_acquire_recursive>:
 80067de:	4770      	bx	lr

080067e0 <__retarget_lock_release_recursive>:
 80067e0:	4770      	bx	lr

080067e2 <quorem>:
 80067e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e6:	6903      	ldr	r3, [r0, #16]
 80067e8:	690c      	ldr	r4, [r1, #16]
 80067ea:	42a3      	cmp	r3, r4
 80067ec:	4607      	mov	r7, r0
 80067ee:	db7e      	blt.n	80068ee <quorem+0x10c>
 80067f0:	3c01      	subs	r4, #1
 80067f2:	f101 0814 	add.w	r8, r1, #20
 80067f6:	00a3      	lsls	r3, r4, #2
 80067f8:	f100 0514 	add.w	r5, r0, #20
 80067fc:	9300      	str	r3, [sp, #0]
 80067fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006802:	9301      	str	r3, [sp, #4]
 8006804:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006808:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800680c:	3301      	adds	r3, #1
 800680e:	429a      	cmp	r2, r3
 8006810:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006814:	fbb2 f6f3 	udiv	r6, r2, r3
 8006818:	d32e      	bcc.n	8006878 <quorem+0x96>
 800681a:	f04f 0a00 	mov.w	sl, #0
 800681e:	46c4      	mov	ip, r8
 8006820:	46ae      	mov	lr, r5
 8006822:	46d3      	mov	fp, sl
 8006824:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006828:	b298      	uxth	r0, r3
 800682a:	fb06 a000 	mla	r0, r6, r0, sl
 800682e:	0c02      	lsrs	r2, r0, #16
 8006830:	0c1b      	lsrs	r3, r3, #16
 8006832:	fb06 2303 	mla	r3, r6, r3, r2
 8006836:	f8de 2000 	ldr.w	r2, [lr]
 800683a:	b280      	uxth	r0, r0
 800683c:	b292      	uxth	r2, r2
 800683e:	1a12      	subs	r2, r2, r0
 8006840:	445a      	add	r2, fp
 8006842:	f8de 0000 	ldr.w	r0, [lr]
 8006846:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800684a:	b29b      	uxth	r3, r3
 800684c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006850:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006854:	b292      	uxth	r2, r2
 8006856:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800685a:	45e1      	cmp	r9, ip
 800685c:	f84e 2b04 	str.w	r2, [lr], #4
 8006860:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006864:	d2de      	bcs.n	8006824 <quorem+0x42>
 8006866:	9b00      	ldr	r3, [sp, #0]
 8006868:	58eb      	ldr	r3, [r5, r3]
 800686a:	b92b      	cbnz	r3, 8006878 <quorem+0x96>
 800686c:	9b01      	ldr	r3, [sp, #4]
 800686e:	3b04      	subs	r3, #4
 8006870:	429d      	cmp	r5, r3
 8006872:	461a      	mov	r2, r3
 8006874:	d32f      	bcc.n	80068d6 <quorem+0xf4>
 8006876:	613c      	str	r4, [r7, #16]
 8006878:	4638      	mov	r0, r7
 800687a:	f001 f90d 	bl	8007a98 <__mcmp>
 800687e:	2800      	cmp	r0, #0
 8006880:	db25      	blt.n	80068ce <quorem+0xec>
 8006882:	4629      	mov	r1, r5
 8006884:	2000      	movs	r0, #0
 8006886:	f858 2b04 	ldr.w	r2, [r8], #4
 800688a:	f8d1 c000 	ldr.w	ip, [r1]
 800688e:	fa1f fe82 	uxth.w	lr, r2
 8006892:	fa1f f38c 	uxth.w	r3, ip
 8006896:	eba3 030e 	sub.w	r3, r3, lr
 800689a:	4403      	add	r3, r0
 800689c:	0c12      	lsrs	r2, r2, #16
 800689e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80068a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068ac:	45c1      	cmp	r9, r8
 80068ae:	f841 3b04 	str.w	r3, [r1], #4
 80068b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80068b6:	d2e6      	bcs.n	8006886 <quorem+0xa4>
 80068b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068c0:	b922      	cbnz	r2, 80068cc <quorem+0xea>
 80068c2:	3b04      	subs	r3, #4
 80068c4:	429d      	cmp	r5, r3
 80068c6:	461a      	mov	r2, r3
 80068c8:	d30b      	bcc.n	80068e2 <quorem+0x100>
 80068ca:	613c      	str	r4, [r7, #16]
 80068cc:	3601      	adds	r6, #1
 80068ce:	4630      	mov	r0, r6
 80068d0:	b003      	add	sp, #12
 80068d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d6:	6812      	ldr	r2, [r2, #0]
 80068d8:	3b04      	subs	r3, #4
 80068da:	2a00      	cmp	r2, #0
 80068dc:	d1cb      	bne.n	8006876 <quorem+0x94>
 80068de:	3c01      	subs	r4, #1
 80068e0:	e7c6      	b.n	8006870 <quorem+0x8e>
 80068e2:	6812      	ldr	r2, [r2, #0]
 80068e4:	3b04      	subs	r3, #4
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	d1ef      	bne.n	80068ca <quorem+0xe8>
 80068ea:	3c01      	subs	r4, #1
 80068ec:	e7ea      	b.n	80068c4 <quorem+0xe2>
 80068ee:	2000      	movs	r0, #0
 80068f0:	e7ee      	b.n	80068d0 <quorem+0xee>
 80068f2:	0000      	movs	r0, r0
 80068f4:	0000      	movs	r0, r0
	...

080068f8 <_dtoa_r>:
 80068f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fc:	ed2d 8b02 	vpush	{d8}
 8006900:	69c7      	ldr	r7, [r0, #28]
 8006902:	b091      	sub	sp, #68	@ 0x44
 8006904:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006908:	ec55 4b10 	vmov	r4, r5, d0
 800690c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800690e:	9107      	str	r1, [sp, #28]
 8006910:	4681      	mov	r9, r0
 8006912:	9209      	str	r2, [sp, #36]	@ 0x24
 8006914:	930d      	str	r3, [sp, #52]	@ 0x34
 8006916:	b97f      	cbnz	r7, 8006938 <_dtoa_r+0x40>
 8006918:	2010      	movs	r0, #16
 800691a:	f000 fd95 	bl	8007448 <malloc>
 800691e:	4602      	mov	r2, r0
 8006920:	f8c9 001c 	str.w	r0, [r9, #28]
 8006924:	b920      	cbnz	r0, 8006930 <_dtoa_r+0x38>
 8006926:	4ba0      	ldr	r3, [pc, #640]	@ (8006ba8 <_dtoa_r+0x2b0>)
 8006928:	21ef      	movs	r1, #239	@ 0xef
 800692a:	48a0      	ldr	r0, [pc, #640]	@ (8006bac <_dtoa_r+0x2b4>)
 800692c:	f001 fbf8 	bl	8008120 <__assert_func>
 8006930:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006934:	6007      	str	r7, [r0, #0]
 8006936:	60c7      	str	r7, [r0, #12]
 8006938:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800693c:	6819      	ldr	r1, [r3, #0]
 800693e:	b159      	cbz	r1, 8006958 <_dtoa_r+0x60>
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	604a      	str	r2, [r1, #4]
 8006944:	2301      	movs	r3, #1
 8006946:	4093      	lsls	r3, r2
 8006948:	608b      	str	r3, [r1, #8]
 800694a:	4648      	mov	r0, r9
 800694c:	f000 fe72 	bl	8007634 <_Bfree>
 8006950:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006954:	2200      	movs	r2, #0
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	1e2b      	subs	r3, r5, #0
 800695a:	bfbb      	ittet	lt
 800695c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006960:	9303      	strlt	r3, [sp, #12]
 8006962:	2300      	movge	r3, #0
 8006964:	2201      	movlt	r2, #1
 8006966:	bfac      	ite	ge
 8006968:	6033      	strge	r3, [r6, #0]
 800696a:	6032      	strlt	r2, [r6, #0]
 800696c:	4b90      	ldr	r3, [pc, #576]	@ (8006bb0 <_dtoa_r+0x2b8>)
 800696e:	9e03      	ldr	r6, [sp, #12]
 8006970:	43b3      	bics	r3, r6
 8006972:	d110      	bne.n	8006996 <_dtoa_r+0x9e>
 8006974:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006976:	f242 730f 	movw	r3, #9999	@ 0x270f
 800697a:	6013      	str	r3, [r2, #0]
 800697c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006980:	4323      	orrs	r3, r4
 8006982:	f000 84e6 	beq.w	8007352 <_dtoa_r+0xa5a>
 8006986:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006988:	4f8a      	ldr	r7, [pc, #552]	@ (8006bb4 <_dtoa_r+0x2bc>)
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 84e8 	beq.w	8007360 <_dtoa_r+0xa68>
 8006990:	1cfb      	adds	r3, r7, #3
 8006992:	f000 bce3 	b.w	800735c <_dtoa_r+0xa64>
 8006996:	ed9d 8b02 	vldr	d8, [sp, #8]
 800699a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800699e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069a2:	d10a      	bne.n	80069ba <_dtoa_r+0xc2>
 80069a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069a6:	2301      	movs	r3, #1
 80069a8:	6013      	str	r3, [r2, #0]
 80069aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80069ac:	b113      	cbz	r3, 80069b4 <_dtoa_r+0xbc>
 80069ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80069b0:	4b81      	ldr	r3, [pc, #516]	@ (8006bb8 <_dtoa_r+0x2c0>)
 80069b2:	6013      	str	r3, [r2, #0]
 80069b4:	4f81      	ldr	r7, [pc, #516]	@ (8006bbc <_dtoa_r+0x2c4>)
 80069b6:	f000 bcd3 	b.w	8007360 <_dtoa_r+0xa68>
 80069ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80069bc:	a90f      	add	r1, sp, #60	@ 0x3c
 80069be:	4648      	mov	r0, r9
 80069c0:	eeb0 0b48 	vmov.f64	d0, d8
 80069c4:	f001 f918 	bl	8007bf8 <__d2b>
 80069c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80069cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069ce:	9001      	str	r0, [sp, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d045      	beq.n	8006a60 <_dtoa_r+0x168>
 80069d4:	eeb0 7b48 	vmov.f64	d7, d8
 80069d8:	ee18 1a90 	vmov	r1, s17
 80069dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80069e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80069e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80069e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80069ec:	2500      	movs	r5, #0
 80069ee:	ee07 1a90 	vmov	s15, r1
 80069f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80069f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006b90 <_dtoa_r+0x298>
 80069fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80069fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006b98 <_dtoa_r+0x2a0>
 8006a02:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006a06:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006ba0 <_dtoa_r+0x2a8>
 8006a0a:	ee07 3a90 	vmov	s15, r3
 8006a0e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006a12:	eeb0 7b46 	vmov.f64	d7, d6
 8006a16:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006a1a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006a1e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a26:	ee16 8a90 	vmov	r8, s13
 8006a2a:	d508      	bpl.n	8006a3e <_dtoa_r+0x146>
 8006a2c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006a30:	eeb4 6b47 	vcmp.f64	d6, d7
 8006a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a38:	bf18      	it	ne
 8006a3a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8006a3e:	f1b8 0f16 	cmp.w	r8, #22
 8006a42:	d82b      	bhi.n	8006a9c <_dtoa_r+0x1a4>
 8006a44:	495e      	ldr	r1, [pc, #376]	@ (8006bc0 <_dtoa_r+0x2c8>)
 8006a46:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006a4a:	ed91 7b00 	vldr	d7, [r1]
 8006a4e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a56:	d501      	bpl.n	8006a5c <_dtoa_r+0x164>
 8006a58:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	e01e      	b.n	8006a9e <_dtoa_r+0x1a6>
 8006a60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a62:	4413      	add	r3, r2
 8006a64:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006a68:	2920      	cmp	r1, #32
 8006a6a:	bfc1      	itttt	gt
 8006a6c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006a70:	408e      	lslgt	r6, r1
 8006a72:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006a76:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006a7a:	bfd6      	itet	le
 8006a7c:	f1c1 0120 	rsble	r1, r1, #32
 8006a80:	4331      	orrgt	r1, r6
 8006a82:	fa04 f101 	lslle.w	r1, r4, r1
 8006a86:	ee07 1a90 	vmov	s15, r1
 8006a8a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	ee17 1a90 	vmov	r1, s15
 8006a94:	2501      	movs	r5, #1
 8006a96:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006a9a:	e7a8      	b.n	80069ee <_dtoa_r+0xf6>
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	1ad2      	subs	r2, r2, r3
 8006aa0:	1e53      	subs	r3, r2, #1
 8006aa2:	9306      	str	r3, [sp, #24]
 8006aa4:	bf45      	ittet	mi
 8006aa6:	f1c2 0301 	rsbmi	r3, r2, #1
 8006aaa:	9304      	strmi	r3, [sp, #16]
 8006aac:	2300      	movpl	r3, #0
 8006aae:	2300      	movmi	r3, #0
 8006ab0:	bf4c      	ite	mi
 8006ab2:	9306      	strmi	r3, [sp, #24]
 8006ab4:	9304      	strpl	r3, [sp, #16]
 8006ab6:	f1b8 0f00 	cmp.w	r8, #0
 8006aba:	910c      	str	r1, [sp, #48]	@ 0x30
 8006abc:	db18      	blt.n	8006af0 <_dtoa_r+0x1f8>
 8006abe:	9b06      	ldr	r3, [sp, #24]
 8006ac0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006ac4:	4443      	add	r3, r8
 8006ac6:	9306      	str	r3, [sp, #24]
 8006ac8:	2300      	movs	r3, #0
 8006aca:	9a07      	ldr	r2, [sp, #28]
 8006acc:	2a09      	cmp	r2, #9
 8006ace:	d845      	bhi.n	8006b5c <_dtoa_r+0x264>
 8006ad0:	2a05      	cmp	r2, #5
 8006ad2:	bfc4      	itt	gt
 8006ad4:	3a04      	subgt	r2, #4
 8006ad6:	9207      	strgt	r2, [sp, #28]
 8006ad8:	9a07      	ldr	r2, [sp, #28]
 8006ada:	f1a2 0202 	sub.w	r2, r2, #2
 8006ade:	bfcc      	ite	gt
 8006ae0:	2400      	movgt	r4, #0
 8006ae2:	2401      	movle	r4, #1
 8006ae4:	2a03      	cmp	r2, #3
 8006ae6:	d844      	bhi.n	8006b72 <_dtoa_r+0x27a>
 8006ae8:	e8df f002 	tbb	[pc, r2]
 8006aec:	0b173634 	.word	0x0b173634
 8006af0:	9b04      	ldr	r3, [sp, #16]
 8006af2:	2200      	movs	r2, #0
 8006af4:	eba3 0308 	sub.w	r3, r3, r8
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	920a      	str	r2, [sp, #40]	@ 0x28
 8006afc:	f1c8 0300 	rsb	r3, r8, #0
 8006b00:	e7e3      	b.n	8006aca <_dtoa_r+0x1d2>
 8006b02:	2201      	movs	r2, #1
 8006b04:	9208      	str	r2, [sp, #32]
 8006b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b08:	eb08 0b02 	add.w	fp, r8, r2
 8006b0c:	f10b 0a01 	add.w	sl, fp, #1
 8006b10:	4652      	mov	r2, sl
 8006b12:	2a01      	cmp	r2, #1
 8006b14:	bfb8      	it	lt
 8006b16:	2201      	movlt	r2, #1
 8006b18:	e006      	b.n	8006b28 <_dtoa_r+0x230>
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	9208      	str	r2, [sp, #32]
 8006b1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b20:	2a00      	cmp	r2, #0
 8006b22:	dd29      	ble.n	8006b78 <_dtoa_r+0x280>
 8006b24:	4693      	mov	fp, r2
 8006b26:	4692      	mov	sl, r2
 8006b28:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	2004      	movs	r0, #4
 8006b30:	f100 0614 	add.w	r6, r0, #20
 8006b34:	4296      	cmp	r6, r2
 8006b36:	d926      	bls.n	8006b86 <_dtoa_r+0x28e>
 8006b38:	6079      	str	r1, [r7, #4]
 8006b3a:	4648      	mov	r0, r9
 8006b3c:	9305      	str	r3, [sp, #20]
 8006b3e:	f000 fd39 	bl	80075b4 <_Balloc>
 8006b42:	9b05      	ldr	r3, [sp, #20]
 8006b44:	4607      	mov	r7, r0
 8006b46:	2800      	cmp	r0, #0
 8006b48:	d13e      	bne.n	8006bc8 <_dtoa_r+0x2d0>
 8006b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc4 <_dtoa_r+0x2cc>)
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006b52:	e6ea      	b.n	800692a <_dtoa_r+0x32>
 8006b54:	2200      	movs	r2, #0
 8006b56:	e7e1      	b.n	8006b1c <_dtoa_r+0x224>
 8006b58:	2200      	movs	r2, #0
 8006b5a:	e7d3      	b.n	8006b04 <_dtoa_r+0x20c>
 8006b5c:	2401      	movs	r4, #1
 8006b5e:	2200      	movs	r2, #0
 8006b60:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006b64:	f04f 3bff 	mov.w	fp, #4294967295
 8006b68:	2100      	movs	r1, #0
 8006b6a:	46da      	mov	sl, fp
 8006b6c:	2212      	movs	r2, #18
 8006b6e:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b70:	e7da      	b.n	8006b28 <_dtoa_r+0x230>
 8006b72:	2201      	movs	r2, #1
 8006b74:	9208      	str	r2, [sp, #32]
 8006b76:	e7f5      	b.n	8006b64 <_dtoa_r+0x26c>
 8006b78:	f04f 0b01 	mov.w	fp, #1
 8006b7c:	46da      	mov	sl, fp
 8006b7e:	465a      	mov	r2, fp
 8006b80:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006b84:	e7d0      	b.n	8006b28 <_dtoa_r+0x230>
 8006b86:	3101      	adds	r1, #1
 8006b88:	0040      	lsls	r0, r0, #1
 8006b8a:	e7d1      	b.n	8006b30 <_dtoa_r+0x238>
 8006b8c:	f3af 8000 	nop.w
 8006b90:	636f4361 	.word	0x636f4361
 8006b94:	3fd287a7 	.word	0x3fd287a7
 8006b98:	8b60c8b3 	.word	0x8b60c8b3
 8006b9c:	3fc68a28 	.word	0x3fc68a28
 8006ba0:	509f79fb 	.word	0x509f79fb
 8006ba4:	3fd34413 	.word	0x3fd34413
 8006ba8:	08077439 	.word	0x08077439
 8006bac:	08077450 	.word	0x08077450
 8006bb0:	7ff00000 	.word	0x7ff00000
 8006bb4:	08077435 	.word	0x08077435
 8006bb8:	08077409 	.word	0x08077409
 8006bbc:	08077408 	.word	0x08077408
 8006bc0:	080775a0 	.word	0x080775a0
 8006bc4:	080774a8 	.word	0x080774a8
 8006bc8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006bcc:	f1ba 0f0e 	cmp.w	sl, #14
 8006bd0:	6010      	str	r0, [r2, #0]
 8006bd2:	d86e      	bhi.n	8006cb2 <_dtoa_r+0x3ba>
 8006bd4:	2c00      	cmp	r4, #0
 8006bd6:	d06c      	beq.n	8006cb2 <_dtoa_r+0x3ba>
 8006bd8:	f1b8 0f00 	cmp.w	r8, #0
 8006bdc:	f340 80b4 	ble.w	8006d48 <_dtoa_r+0x450>
 8006be0:	4ac8      	ldr	r2, [pc, #800]	@ (8006f04 <_dtoa_r+0x60c>)
 8006be2:	f008 010f 	and.w	r1, r8, #15
 8006be6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006bea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006bee:	ed92 7b00 	vldr	d7, [r2]
 8006bf2:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006bf6:	f000 809b 	beq.w	8006d30 <_dtoa_r+0x438>
 8006bfa:	4ac3      	ldr	r2, [pc, #780]	@ (8006f08 <_dtoa_r+0x610>)
 8006bfc:	ed92 6b08 	vldr	d6, [r2, #32]
 8006c00:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006c04:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006c08:	f001 010f 	and.w	r1, r1, #15
 8006c0c:	2203      	movs	r2, #3
 8006c0e:	48be      	ldr	r0, [pc, #760]	@ (8006f08 <_dtoa_r+0x610>)
 8006c10:	2900      	cmp	r1, #0
 8006c12:	f040 808f 	bne.w	8006d34 <_dtoa_r+0x43c>
 8006c16:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006c1a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006c1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c22:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006c24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c28:	2900      	cmp	r1, #0
 8006c2a:	f000 80b3 	beq.w	8006d94 <_dtoa_r+0x49c>
 8006c2e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8006c32:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c3a:	f140 80ab 	bpl.w	8006d94 <_dtoa_r+0x49c>
 8006c3e:	f1ba 0f00 	cmp.w	sl, #0
 8006c42:	f000 80a7 	beq.w	8006d94 <_dtoa_r+0x49c>
 8006c46:	f1bb 0f00 	cmp.w	fp, #0
 8006c4a:	dd30      	ble.n	8006cae <_dtoa_r+0x3b6>
 8006c4c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8006c50:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006c54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c58:	f108 31ff 	add.w	r1, r8, #4294967295
 8006c5c:	9105      	str	r1, [sp, #20]
 8006c5e:	3201      	adds	r2, #1
 8006c60:	465c      	mov	r4, fp
 8006c62:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006c66:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8006c6a:	ee07 2a90 	vmov	s15, r2
 8006c6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c72:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006c76:	ee15 2a90 	vmov	r2, s11
 8006c7a:	ec51 0b15 	vmov	r0, r1, d5
 8006c7e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8006c82:	2c00      	cmp	r4, #0
 8006c84:	f040 808a 	bne.w	8006d9c <_dtoa_r+0x4a4>
 8006c88:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006c8c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006c90:	ec41 0b17 	vmov	d7, r0, r1
 8006c94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c9c:	f300 826a 	bgt.w	8007174 <_dtoa_r+0x87c>
 8006ca0:	eeb1 7b47 	vneg.f64	d7, d7
 8006ca4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cac:	d423      	bmi.n	8006cf6 <_dtoa_r+0x3fe>
 8006cae:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006cb2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006cb4:	2a00      	cmp	r2, #0
 8006cb6:	f2c0 8129 	blt.w	8006f0c <_dtoa_r+0x614>
 8006cba:	f1b8 0f0e 	cmp.w	r8, #14
 8006cbe:	f300 8125 	bgt.w	8006f0c <_dtoa_r+0x614>
 8006cc2:	4b90      	ldr	r3, [pc, #576]	@ (8006f04 <_dtoa_r+0x60c>)
 8006cc4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006cc8:	ed93 6b00 	vldr	d6, [r3]
 8006ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f280 80c8 	bge.w	8006e64 <_dtoa_r+0x56c>
 8006cd4:	f1ba 0f00 	cmp.w	sl, #0
 8006cd8:	f300 80c4 	bgt.w	8006e64 <_dtoa_r+0x56c>
 8006cdc:	d10b      	bne.n	8006cf6 <_dtoa_r+0x3fe>
 8006cde:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006ce2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006ce6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cf2:	f2c0 823c 	blt.w	800716e <_dtoa_r+0x876>
 8006cf6:	2400      	movs	r4, #0
 8006cf8:	4625      	mov	r5, r4
 8006cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cfc:	43db      	mvns	r3, r3
 8006cfe:	9305      	str	r3, [sp, #20]
 8006d00:	463e      	mov	r6, r7
 8006d02:	f04f 0800 	mov.w	r8, #0
 8006d06:	4621      	mov	r1, r4
 8006d08:	4648      	mov	r0, r9
 8006d0a:	f000 fc93 	bl	8007634 <_Bfree>
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	f000 80a2 	beq.w	8006e58 <_dtoa_r+0x560>
 8006d14:	f1b8 0f00 	cmp.w	r8, #0
 8006d18:	d005      	beq.n	8006d26 <_dtoa_r+0x42e>
 8006d1a:	45a8      	cmp	r8, r5
 8006d1c:	d003      	beq.n	8006d26 <_dtoa_r+0x42e>
 8006d1e:	4641      	mov	r1, r8
 8006d20:	4648      	mov	r0, r9
 8006d22:	f000 fc87 	bl	8007634 <_Bfree>
 8006d26:	4629      	mov	r1, r5
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f000 fc83 	bl	8007634 <_Bfree>
 8006d2e:	e093      	b.n	8006e58 <_dtoa_r+0x560>
 8006d30:	2202      	movs	r2, #2
 8006d32:	e76c      	b.n	8006c0e <_dtoa_r+0x316>
 8006d34:	07cc      	lsls	r4, r1, #31
 8006d36:	d504      	bpl.n	8006d42 <_dtoa_r+0x44a>
 8006d38:	ed90 6b00 	vldr	d6, [r0]
 8006d3c:	3201      	adds	r2, #1
 8006d3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d42:	1049      	asrs	r1, r1, #1
 8006d44:	3008      	adds	r0, #8
 8006d46:	e763      	b.n	8006c10 <_dtoa_r+0x318>
 8006d48:	d022      	beq.n	8006d90 <_dtoa_r+0x498>
 8006d4a:	f1c8 0100 	rsb	r1, r8, #0
 8006d4e:	4a6d      	ldr	r2, [pc, #436]	@ (8006f04 <_dtoa_r+0x60c>)
 8006d50:	f001 000f 	and.w	r0, r1, #15
 8006d54:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006d58:	ed92 7b00 	vldr	d7, [r2]
 8006d5c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006d60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006d64:	4868      	ldr	r0, [pc, #416]	@ (8006f08 <_dtoa_r+0x610>)
 8006d66:	1109      	asrs	r1, r1, #4
 8006d68:	2400      	movs	r4, #0
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	b929      	cbnz	r1, 8006d7a <_dtoa_r+0x482>
 8006d6e:	2c00      	cmp	r4, #0
 8006d70:	f43f af57 	beq.w	8006c22 <_dtoa_r+0x32a>
 8006d74:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006d78:	e753      	b.n	8006c22 <_dtoa_r+0x32a>
 8006d7a:	07ce      	lsls	r6, r1, #31
 8006d7c:	d505      	bpl.n	8006d8a <_dtoa_r+0x492>
 8006d7e:	ed90 6b00 	vldr	d6, [r0]
 8006d82:	3201      	adds	r2, #1
 8006d84:	2401      	movs	r4, #1
 8006d86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d8a:	1049      	asrs	r1, r1, #1
 8006d8c:	3008      	adds	r0, #8
 8006d8e:	e7ed      	b.n	8006d6c <_dtoa_r+0x474>
 8006d90:	2202      	movs	r2, #2
 8006d92:	e746      	b.n	8006c22 <_dtoa_r+0x32a>
 8006d94:	f8cd 8014 	str.w	r8, [sp, #20]
 8006d98:	4654      	mov	r4, sl
 8006d9a:	e762      	b.n	8006c62 <_dtoa_r+0x36a>
 8006d9c:	4a59      	ldr	r2, [pc, #356]	@ (8006f04 <_dtoa_r+0x60c>)
 8006d9e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006da2:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006da6:	9a08      	ldr	r2, [sp, #32]
 8006da8:	ec41 0b17 	vmov	d7, r0, r1
 8006dac:	443c      	add	r4, r7
 8006dae:	b34a      	cbz	r2, 8006e04 <_dtoa_r+0x50c>
 8006db0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8006db4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006db8:	463e      	mov	r6, r7
 8006dba:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006dbe:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006dc2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006dc6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006dca:	ee14 2a90 	vmov	r2, s9
 8006dce:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006dd2:	3230      	adds	r2, #48	@ 0x30
 8006dd4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006dd8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de0:	f806 2b01 	strb.w	r2, [r6], #1
 8006de4:	d438      	bmi.n	8006e58 <_dtoa_r+0x560>
 8006de6:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006dea:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df2:	d46e      	bmi.n	8006ed2 <_dtoa_r+0x5da>
 8006df4:	42a6      	cmp	r6, r4
 8006df6:	f43f af5a 	beq.w	8006cae <_dtoa_r+0x3b6>
 8006dfa:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006dfe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006e02:	e7e0      	b.n	8006dc6 <_dtoa_r+0x4ce>
 8006e04:	4621      	mov	r1, r4
 8006e06:	463e      	mov	r6, r7
 8006e08:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006e0c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006e10:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006e14:	ee14 2a90 	vmov	r2, s9
 8006e18:	3230      	adds	r2, #48	@ 0x30
 8006e1a:	f806 2b01 	strb.w	r2, [r6], #1
 8006e1e:	42a6      	cmp	r6, r4
 8006e20:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006e24:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006e28:	d119      	bne.n	8006e5e <_dtoa_r+0x566>
 8006e2a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8006e2e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006e32:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e3a:	dc4a      	bgt.n	8006ed2 <_dtoa_r+0x5da>
 8006e3c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006e40:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e48:	f57f af31 	bpl.w	8006cae <_dtoa_r+0x3b6>
 8006e4c:	460e      	mov	r6, r1
 8006e4e:	3901      	subs	r1, #1
 8006e50:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e54:	2b30      	cmp	r3, #48	@ 0x30
 8006e56:	d0f9      	beq.n	8006e4c <_dtoa_r+0x554>
 8006e58:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006e5c:	e027      	b.n	8006eae <_dtoa_r+0x5b6>
 8006e5e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006e62:	e7d5      	b.n	8006e10 <_dtoa_r+0x518>
 8006e64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e68:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006e6c:	463e      	mov	r6, r7
 8006e6e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006e72:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006e76:	ee15 3a10 	vmov	r3, s10
 8006e7a:	3330      	adds	r3, #48	@ 0x30
 8006e7c:	f806 3b01 	strb.w	r3, [r6], #1
 8006e80:	1bf3      	subs	r3, r6, r7
 8006e82:	459a      	cmp	sl, r3
 8006e84:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006e88:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006e8c:	d132      	bne.n	8006ef4 <_dtoa_r+0x5fc>
 8006e8e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006e92:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9a:	dc18      	bgt.n	8006ece <_dtoa_r+0x5d6>
 8006e9c:	eeb4 7b46 	vcmp.f64	d7, d6
 8006ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea4:	d103      	bne.n	8006eae <_dtoa_r+0x5b6>
 8006ea6:	ee15 3a10 	vmov	r3, s10
 8006eaa:	07db      	lsls	r3, r3, #31
 8006eac:	d40f      	bmi.n	8006ece <_dtoa_r+0x5d6>
 8006eae:	9901      	ldr	r1, [sp, #4]
 8006eb0:	4648      	mov	r0, r9
 8006eb2:	f000 fbbf 	bl	8007634 <_Bfree>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006eba:	7033      	strb	r3, [r6, #0]
 8006ebc:	f108 0301 	add.w	r3, r8, #1
 8006ec0:	6013      	str	r3, [r2, #0]
 8006ec2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f000 824b 	beq.w	8007360 <_dtoa_r+0xa68>
 8006eca:	601e      	str	r6, [r3, #0]
 8006ecc:	e248      	b.n	8007360 <_dtoa_r+0xa68>
 8006ece:	f8cd 8014 	str.w	r8, [sp, #20]
 8006ed2:	4633      	mov	r3, r6
 8006ed4:	461e      	mov	r6, r3
 8006ed6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006eda:	2a39      	cmp	r2, #57	@ 0x39
 8006edc:	d106      	bne.n	8006eec <_dtoa_r+0x5f4>
 8006ede:	429f      	cmp	r7, r3
 8006ee0:	d1f8      	bne.n	8006ed4 <_dtoa_r+0x5dc>
 8006ee2:	9a05      	ldr	r2, [sp, #20]
 8006ee4:	3201      	adds	r2, #1
 8006ee6:	9205      	str	r2, [sp, #20]
 8006ee8:	2230      	movs	r2, #48	@ 0x30
 8006eea:	703a      	strb	r2, [r7, #0]
 8006eec:	781a      	ldrb	r2, [r3, #0]
 8006eee:	3201      	adds	r2, #1
 8006ef0:	701a      	strb	r2, [r3, #0]
 8006ef2:	e7b1      	b.n	8006e58 <_dtoa_r+0x560>
 8006ef4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006ef8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f00:	d1b5      	bne.n	8006e6e <_dtoa_r+0x576>
 8006f02:	e7d4      	b.n	8006eae <_dtoa_r+0x5b6>
 8006f04:	080775a0 	.word	0x080775a0
 8006f08:	08077578 	.word	0x08077578
 8006f0c:	9908      	ldr	r1, [sp, #32]
 8006f0e:	2900      	cmp	r1, #0
 8006f10:	f000 80e9 	beq.w	80070e6 <_dtoa_r+0x7ee>
 8006f14:	9907      	ldr	r1, [sp, #28]
 8006f16:	2901      	cmp	r1, #1
 8006f18:	f300 80cb 	bgt.w	80070b2 <_dtoa_r+0x7ba>
 8006f1c:	2d00      	cmp	r5, #0
 8006f1e:	f000 80c4 	beq.w	80070aa <_dtoa_r+0x7b2>
 8006f22:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006f26:	9e04      	ldr	r6, [sp, #16]
 8006f28:	461c      	mov	r4, r3
 8006f2a:	9305      	str	r3, [sp, #20]
 8006f2c:	9b04      	ldr	r3, [sp, #16]
 8006f2e:	4413      	add	r3, r2
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	9b06      	ldr	r3, [sp, #24]
 8006f34:	2101      	movs	r1, #1
 8006f36:	4413      	add	r3, r2
 8006f38:	4648      	mov	r0, r9
 8006f3a:	9306      	str	r3, [sp, #24]
 8006f3c:	f000 fc2e 	bl	800779c <__i2b>
 8006f40:	9b05      	ldr	r3, [sp, #20]
 8006f42:	4605      	mov	r5, r0
 8006f44:	b166      	cbz	r6, 8006f60 <_dtoa_r+0x668>
 8006f46:	9a06      	ldr	r2, [sp, #24]
 8006f48:	2a00      	cmp	r2, #0
 8006f4a:	dd09      	ble.n	8006f60 <_dtoa_r+0x668>
 8006f4c:	42b2      	cmp	r2, r6
 8006f4e:	9904      	ldr	r1, [sp, #16]
 8006f50:	bfa8      	it	ge
 8006f52:	4632      	movge	r2, r6
 8006f54:	1a89      	subs	r1, r1, r2
 8006f56:	9104      	str	r1, [sp, #16]
 8006f58:	9906      	ldr	r1, [sp, #24]
 8006f5a:	1ab6      	subs	r6, r6, r2
 8006f5c:	1a8a      	subs	r2, r1, r2
 8006f5e:	9206      	str	r2, [sp, #24]
 8006f60:	b30b      	cbz	r3, 8006fa6 <_dtoa_r+0x6ae>
 8006f62:	9a08      	ldr	r2, [sp, #32]
 8006f64:	2a00      	cmp	r2, #0
 8006f66:	f000 80c5 	beq.w	80070f4 <_dtoa_r+0x7fc>
 8006f6a:	2c00      	cmp	r4, #0
 8006f6c:	f000 80bf 	beq.w	80070ee <_dtoa_r+0x7f6>
 8006f70:	4629      	mov	r1, r5
 8006f72:	4622      	mov	r2, r4
 8006f74:	4648      	mov	r0, r9
 8006f76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f78:	f000 fcc8 	bl	800790c <__pow5mult>
 8006f7c:	9a01      	ldr	r2, [sp, #4]
 8006f7e:	4601      	mov	r1, r0
 8006f80:	4605      	mov	r5, r0
 8006f82:	4648      	mov	r0, r9
 8006f84:	f000 fc20 	bl	80077c8 <__multiply>
 8006f88:	9901      	ldr	r1, [sp, #4]
 8006f8a:	9005      	str	r0, [sp, #20]
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	f000 fb51 	bl	8007634 <_Bfree>
 8006f92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f94:	1b1b      	subs	r3, r3, r4
 8006f96:	f000 80b0 	beq.w	80070fa <_dtoa_r+0x802>
 8006f9a:	9905      	ldr	r1, [sp, #20]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	4648      	mov	r0, r9
 8006fa0:	f000 fcb4 	bl	800790c <__pow5mult>
 8006fa4:	9001      	str	r0, [sp, #4]
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	4648      	mov	r0, r9
 8006faa:	f000 fbf7 	bl	800779c <__i2b>
 8006fae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f000 81da 	beq.w	800736c <_dtoa_r+0xa74>
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4601      	mov	r1, r0
 8006fbc:	4648      	mov	r0, r9
 8006fbe:	f000 fca5 	bl	800790c <__pow5mult>
 8006fc2:	9b07      	ldr	r3, [sp, #28]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	f300 80a0 	bgt.w	800710c <_dtoa_r+0x814>
 8006fcc:	9b02      	ldr	r3, [sp, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f040 8096 	bne.w	8007100 <_dtoa_r+0x808>
 8006fd4:	9b03      	ldr	r3, [sp, #12]
 8006fd6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	f040 8092 	bne.w	8007104 <_dtoa_r+0x80c>
 8006fe0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006fe4:	0d12      	lsrs	r2, r2, #20
 8006fe6:	0512      	lsls	r2, r2, #20
 8006fe8:	2a00      	cmp	r2, #0
 8006fea:	f000 808d 	beq.w	8007108 <_dtoa_r+0x810>
 8006fee:	9b04      	ldr	r3, [sp, #16]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	9b06      	ldr	r3, [sp, #24]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	9306      	str	r3, [sp, #24]
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007000:	2b00      	cmp	r3, #0
 8007002:	f000 81b9 	beq.w	8007378 <_dtoa_r+0xa80>
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800700c:	6910      	ldr	r0, [r2, #16]
 800700e:	f000 fb79 	bl	8007704 <__hi0bits>
 8007012:	f1c0 0020 	rsb	r0, r0, #32
 8007016:	9b06      	ldr	r3, [sp, #24]
 8007018:	4418      	add	r0, r3
 800701a:	f010 001f 	ands.w	r0, r0, #31
 800701e:	f000 8081 	beq.w	8007124 <_dtoa_r+0x82c>
 8007022:	f1c0 0220 	rsb	r2, r0, #32
 8007026:	2a04      	cmp	r2, #4
 8007028:	dd73      	ble.n	8007112 <_dtoa_r+0x81a>
 800702a:	9b04      	ldr	r3, [sp, #16]
 800702c:	f1c0 001c 	rsb	r0, r0, #28
 8007030:	4403      	add	r3, r0
 8007032:	9304      	str	r3, [sp, #16]
 8007034:	9b06      	ldr	r3, [sp, #24]
 8007036:	4406      	add	r6, r0
 8007038:	4403      	add	r3, r0
 800703a:	9306      	str	r3, [sp, #24]
 800703c:	9b04      	ldr	r3, [sp, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	dd05      	ble.n	800704e <_dtoa_r+0x756>
 8007042:	9901      	ldr	r1, [sp, #4]
 8007044:	461a      	mov	r2, r3
 8007046:	4648      	mov	r0, r9
 8007048:	f000 fcba 	bl	80079c0 <__lshift>
 800704c:	9001      	str	r0, [sp, #4]
 800704e:	9b06      	ldr	r3, [sp, #24]
 8007050:	2b00      	cmp	r3, #0
 8007052:	dd05      	ble.n	8007060 <_dtoa_r+0x768>
 8007054:	4621      	mov	r1, r4
 8007056:	461a      	mov	r2, r3
 8007058:	4648      	mov	r0, r9
 800705a:	f000 fcb1 	bl	80079c0 <__lshift>
 800705e:	4604      	mov	r4, r0
 8007060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007062:	2b00      	cmp	r3, #0
 8007064:	d060      	beq.n	8007128 <_dtoa_r+0x830>
 8007066:	9801      	ldr	r0, [sp, #4]
 8007068:	4621      	mov	r1, r4
 800706a:	f000 fd15 	bl	8007a98 <__mcmp>
 800706e:	2800      	cmp	r0, #0
 8007070:	da5a      	bge.n	8007128 <_dtoa_r+0x830>
 8007072:	f108 33ff 	add.w	r3, r8, #4294967295
 8007076:	9305      	str	r3, [sp, #20]
 8007078:	9901      	ldr	r1, [sp, #4]
 800707a:	2300      	movs	r3, #0
 800707c:	220a      	movs	r2, #10
 800707e:	4648      	mov	r0, r9
 8007080:	f000 fafa 	bl	8007678 <__multadd>
 8007084:	9b08      	ldr	r3, [sp, #32]
 8007086:	9001      	str	r0, [sp, #4]
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8177 	beq.w	800737c <_dtoa_r+0xa84>
 800708e:	4629      	mov	r1, r5
 8007090:	2300      	movs	r3, #0
 8007092:	220a      	movs	r2, #10
 8007094:	4648      	mov	r0, r9
 8007096:	f000 faef 	bl	8007678 <__multadd>
 800709a:	f1bb 0f00 	cmp.w	fp, #0
 800709e:	4605      	mov	r5, r0
 80070a0:	dc6e      	bgt.n	8007180 <_dtoa_r+0x888>
 80070a2:	9b07      	ldr	r3, [sp, #28]
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	dc48      	bgt.n	800713a <_dtoa_r+0x842>
 80070a8:	e06a      	b.n	8007180 <_dtoa_r+0x888>
 80070aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070ac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80070b0:	e739      	b.n	8006f26 <_dtoa_r+0x62e>
 80070b2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	db07      	blt.n	80070ca <_dtoa_r+0x7d2>
 80070ba:	f1ba 0f00 	cmp.w	sl, #0
 80070be:	eba3 0404 	sub.w	r4, r3, r4
 80070c2:	db0b      	blt.n	80070dc <_dtoa_r+0x7e4>
 80070c4:	9e04      	ldr	r6, [sp, #16]
 80070c6:	4652      	mov	r2, sl
 80070c8:	e72f      	b.n	8006f2a <_dtoa_r+0x632>
 80070ca:	1ae2      	subs	r2, r4, r3
 80070cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ce:	9e04      	ldr	r6, [sp, #16]
 80070d0:	4413      	add	r3, r2
 80070d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070d4:	4652      	mov	r2, sl
 80070d6:	4623      	mov	r3, r4
 80070d8:	2400      	movs	r4, #0
 80070da:	e726      	b.n	8006f2a <_dtoa_r+0x632>
 80070dc:	9a04      	ldr	r2, [sp, #16]
 80070de:	eba2 060a 	sub.w	r6, r2, sl
 80070e2:	2200      	movs	r2, #0
 80070e4:	e721      	b.n	8006f2a <_dtoa_r+0x632>
 80070e6:	9e04      	ldr	r6, [sp, #16]
 80070e8:	9d08      	ldr	r5, [sp, #32]
 80070ea:	461c      	mov	r4, r3
 80070ec:	e72a      	b.n	8006f44 <_dtoa_r+0x64c>
 80070ee:	9a01      	ldr	r2, [sp, #4]
 80070f0:	9205      	str	r2, [sp, #20]
 80070f2:	e752      	b.n	8006f9a <_dtoa_r+0x6a2>
 80070f4:	9901      	ldr	r1, [sp, #4]
 80070f6:	461a      	mov	r2, r3
 80070f8:	e751      	b.n	8006f9e <_dtoa_r+0x6a6>
 80070fa:	9b05      	ldr	r3, [sp, #20]
 80070fc:	9301      	str	r3, [sp, #4]
 80070fe:	e752      	b.n	8006fa6 <_dtoa_r+0x6ae>
 8007100:	2300      	movs	r3, #0
 8007102:	e77b      	b.n	8006ffc <_dtoa_r+0x704>
 8007104:	9b02      	ldr	r3, [sp, #8]
 8007106:	e779      	b.n	8006ffc <_dtoa_r+0x704>
 8007108:	920b      	str	r2, [sp, #44]	@ 0x2c
 800710a:	e778      	b.n	8006ffe <_dtoa_r+0x706>
 800710c:	2300      	movs	r3, #0
 800710e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007110:	e779      	b.n	8007006 <_dtoa_r+0x70e>
 8007112:	d093      	beq.n	800703c <_dtoa_r+0x744>
 8007114:	9b04      	ldr	r3, [sp, #16]
 8007116:	321c      	adds	r2, #28
 8007118:	4413      	add	r3, r2
 800711a:	9304      	str	r3, [sp, #16]
 800711c:	9b06      	ldr	r3, [sp, #24]
 800711e:	4416      	add	r6, r2
 8007120:	4413      	add	r3, r2
 8007122:	e78a      	b.n	800703a <_dtoa_r+0x742>
 8007124:	4602      	mov	r2, r0
 8007126:	e7f5      	b.n	8007114 <_dtoa_r+0x81c>
 8007128:	f1ba 0f00 	cmp.w	sl, #0
 800712c:	f8cd 8014 	str.w	r8, [sp, #20]
 8007130:	46d3      	mov	fp, sl
 8007132:	dc21      	bgt.n	8007178 <_dtoa_r+0x880>
 8007134:	9b07      	ldr	r3, [sp, #28]
 8007136:	2b02      	cmp	r3, #2
 8007138:	dd1e      	ble.n	8007178 <_dtoa_r+0x880>
 800713a:	f1bb 0f00 	cmp.w	fp, #0
 800713e:	f47f addc 	bne.w	8006cfa <_dtoa_r+0x402>
 8007142:	4621      	mov	r1, r4
 8007144:	465b      	mov	r3, fp
 8007146:	2205      	movs	r2, #5
 8007148:	4648      	mov	r0, r9
 800714a:	f000 fa95 	bl	8007678 <__multadd>
 800714e:	4601      	mov	r1, r0
 8007150:	4604      	mov	r4, r0
 8007152:	9801      	ldr	r0, [sp, #4]
 8007154:	f000 fca0 	bl	8007a98 <__mcmp>
 8007158:	2800      	cmp	r0, #0
 800715a:	f77f adce 	ble.w	8006cfa <_dtoa_r+0x402>
 800715e:	463e      	mov	r6, r7
 8007160:	2331      	movs	r3, #49	@ 0x31
 8007162:	f806 3b01 	strb.w	r3, [r6], #1
 8007166:	9b05      	ldr	r3, [sp, #20]
 8007168:	3301      	adds	r3, #1
 800716a:	9305      	str	r3, [sp, #20]
 800716c:	e5c9      	b.n	8006d02 <_dtoa_r+0x40a>
 800716e:	f8cd 8014 	str.w	r8, [sp, #20]
 8007172:	4654      	mov	r4, sl
 8007174:	4625      	mov	r5, r4
 8007176:	e7f2      	b.n	800715e <_dtoa_r+0x866>
 8007178:	9b08      	ldr	r3, [sp, #32]
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 8102 	beq.w	8007384 <_dtoa_r+0xa8c>
 8007180:	2e00      	cmp	r6, #0
 8007182:	dd05      	ble.n	8007190 <_dtoa_r+0x898>
 8007184:	4629      	mov	r1, r5
 8007186:	4632      	mov	r2, r6
 8007188:	4648      	mov	r0, r9
 800718a:	f000 fc19 	bl	80079c0 <__lshift>
 800718e:	4605      	mov	r5, r0
 8007190:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d058      	beq.n	8007248 <_dtoa_r+0x950>
 8007196:	6869      	ldr	r1, [r5, #4]
 8007198:	4648      	mov	r0, r9
 800719a:	f000 fa0b 	bl	80075b4 <_Balloc>
 800719e:	4606      	mov	r6, r0
 80071a0:	b928      	cbnz	r0, 80071ae <_dtoa_r+0x8b6>
 80071a2:	4b82      	ldr	r3, [pc, #520]	@ (80073ac <_dtoa_r+0xab4>)
 80071a4:	4602      	mov	r2, r0
 80071a6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80071aa:	f7ff bbbe 	b.w	800692a <_dtoa_r+0x32>
 80071ae:	692a      	ldr	r2, [r5, #16]
 80071b0:	3202      	adds	r2, #2
 80071b2:	0092      	lsls	r2, r2, #2
 80071b4:	f105 010c 	add.w	r1, r5, #12
 80071b8:	300c      	adds	r0, #12
 80071ba:	f000 ffa3 	bl	8008104 <memcpy>
 80071be:	2201      	movs	r2, #1
 80071c0:	4631      	mov	r1, r6
 80071c2:	4648      	mov	r0, r9
 80071c4:	f000 fbfc 	bl	80079c0 <__lshift>
 80071c8:	1c7b      	adds	r3, r7, #1
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	eb07 030b 	add.w	r3, r7, fp
 80071d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d2:	9b02      	ldr	r3, [sp, #8]
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	46a8      	mov	r8, r5
 80071da:	9308      	str	r3, [sp, #32]
 80071dc:	4605      	mov	r5, r0
 80071de:	9b04      	ldr	r3, [sp, #16]
 80071e0:	9801      	ldr	r0, [sp, #4]
 80071e2:	4621      	mov	r1, r4
 80071e4:	f103 3bff 	add.w	fp, r3, #4294967295
 80071e8:	f7ff fafb 	bl	80067e2 <quorem>
 80071ec:	4641      	mov	r1, r8
 80071ee:	9002      	str	r0, [sp, #8]
 80071f0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80071f4:	9801      	ldr	r0, [sp, #4]
 80071f6:	f000 fc4f 	bl	8007a98 <__mcmp>
 80071fa:	462a      	mov	r2, r5
 80071fc:	9006      	str	r0, [sp, #24]
 80071fe:	4621      	mov	r1, r4
 8007200:	4648      	mov	r0, r9
 8007202:	f000 fc65 	bl	8007ad0 <__mdiff>
 8007206:	68c2      	ldr	r2, [r0, #12]
 8007208:	4606      	mov	r6, r0
 800720a:	b9fa      	cbnz	r2, 800724c <_dtoa_r+0x954>
 800720c:	4601      	mov	r1, r0
 800720e:	9801      	ldr	r0, [sp, #4]
 8007210:	f000 fc42 	bl	8007a98 <__mcmp>
 8007214:	4602      	mov	r2, r0
 8007216:	4631      	mov	r1, r6
 8007218:	4648      	mov	r0, r9
 800721a:	920a      	str	r2, [sp, #40]	@ 0x28
 800721c:	f000 fa0a 	bl	8007634 <_Bfree>
 8007220:	9b07      	ldr	r3, [sp, #28]
 8007222:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007224:	9e04      	ldr	r6, [sp, #16]
 8007226:	ea42 0103 	orr.w	r1, r2, r3
 800722a:	9b08      	ldr	r3, [sp, #32]
 800722c:	4319      	orrs	r1, r3
 800722e:	d10f      	bne.n	8007250 <_dtoa_r+0x958>
 8007230:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007234:	d028      	beq.n	8007288 <_dtoa_r+0x990>
 8007236:	9b06      	ldr	r3, [sp, #24]
 8007238:	2b00      	cmp	r3, #0
 800723a:	dd02      	ble.n	8007242 <_dtoa_r+0x94a>
 800723c:	9b02      	ldr	r3, [sp, #8]
 800723e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8007242:	f88b a000 	strb.w	sl, [fp]
 8007246:	e55e      	b.n	8006d06 <_dtoa_r+0x40e>
 8007248:	4628      	mov	r0, r5
 800724a:	e7bd      	b.n	80071c8 <_dtoa_r+0x8d0>
 800724c:	2201      	movs	r2, #1
 800724e:	e7e2      	b.n	8007216 <_dtoa_r+0x91e>
 8007250:	9b06      	ldr	r3, [sp, #24]
 8007252:	2b00      	cmp	r3, #0
 8007254:	db04      	blt.n	8007260 <_dtoa_r+0x968>
 8007256:	9907      	ldr	r1, [sp, #28]
 8007258:	430b      	orrs	r3, r1
 800725a:	9908      	ldr	r1, [sp, #32]
 800725c:	430b      	orrs	r3, r1
 800725e:	d120      	bne.n	80072a2 <_dtoa_r+0x9aa>
 8007260:	2a00      	cmp	r2, #0
 8007262:	ddee      	ble.n	8007242 <_dtoa_r+0x94a>
 8007264:	9901      	ldr	r1, [sp, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	4648      	mov	r0, r9
 800726a:	f000 fba9 	bl	80079c0 <__lshift>
 800726e:	4621      	mov	r1, r4
 8007270:	9001      	str	r0, [sp, #4]
 8007272:	f000 fc11 	bl	8007a98 <__mcmp>
 8007276:	2800      	cmp	r0, #0
 8007278:	dc03      	bgt.n	8007282 <_dtoa_r+0x98a>
 800727a:	d1e2      	bne.n	8007242 <_dtoa_r+0x94a>
 800727c:	f01a 0f01 	tst.w	sl, #1
 8007280:	d0df      	beq.n	8007242 <_dtoa_r+0x94a>
 8007282:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007286:	d1d9      	bne.n	800723c <_dtoa_r+0x944>
 8007288:	2339      	movs	r3, #57	@ 0x39
 800728a:	f88b 3000 	strb.w	r3, [fp]
 800728e:	4633      	mov	r3, r6
 8007290:	461e      	mov	r6, r3
 8007292:	3b01      	subs	r3, #1
 8007294:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007298:	2a39      	cmp	r2, #57	@ 0x39
 800729a:	d052      	beq.n	8007342 <_dtoa_r+0xa4a>
 800729c:	3201      	adds	r2, #1
 800729e:	701a      	strb	r2, [r3, #0]
 80072a0:	e531      	b.n	8006d06 <_dtoa_r+0x40e>
 80072a2:	2a00      	cmp	r2, #0
 80072a4:	dd07      	ble.n	80072b6 <_dtoa_r+0x9be>
 80072a6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80072aa:	d0ed      	beq.n	8007288 <_dtoa_r+0x990>
 80072ac:	f10a 0301 	add.w	r3, sl, #1
 80072b0:	f88b 3000 	strb.w	r3, [fp]
 80072b4:	e527      	b.n	8006d06 <_dtoa_r+0x40e>
 80072b6:	9b04      	ldr	r3, [sp, #16]
 80072b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072ba:	f803 ac01 	strb.w	sl, [r3, #-1]
 80072be:	4293      	cmp	r3, r2
 80072c0:	d029      	beq.n	8007316 <_dtoa_r+0xa1e>
 80072c2:	9901      	ldr	r1, [sp, #4]
 80072c4:	2300      	movs	r3, #0
 80072c6:	220a      	movs	r2, #10
 80072c8:	4648      	mov	r0, r9
 80072ca:	f000 f9d5 	bl	8007678 <__multadd>
 80072ce:	45a8      	cmp	r8, r5
 80072d0:	9001      	str	r0, [sp, #4]
 80072d2:	f04f 0300 	mov.w	r3, #0
 80072d6:	f04f 020a 	mov.w	r2, #10
 80072da:	4641      	mov	r1, r8
 80072dc:	4648      	mov	r0, r9
 80072de:	d107      	bne.n	80072f0 <_dtoa_r+0x9f8>
 80072e0:	f000 f9ca 	bl	8007678 <__multadd>
 80072e4:	4680      	mov	r8, r0
 80072e6:	4605      	mov	r5, r0
 80072e8:	9b04      	ldr	r3, [sp, #16]
 80072ea:	3301      	adds	r3, #1
 80072ec:	9304      	str	r3, [sp, #16]
 80072ee:	e776      	b.n	80071de <_dtoa_r+0x8e6>
 80072f0:	f000 f9c2 	bl	8007678 <__multadd>
 80072f4:	4629      	mov	r1, r5
 80072f6:	4680      	mov	r8, r0
 80072f8:	2300      	movs	r3, #0
 80072fa:	220a      	movs	r2, #10
 80072fc:	4648      	mov	r0, r9
 80072fe:	f000 f9bb 	bl	8007678 <__multadd>
 8007302:	4605      	mov	r5, r0
 8007304:	e7f0      	b.n	80072e8 <_dtoa_r+0x9f0>
 8007306:	f1bb 0f00 	cmp.w	fp, #0
 800730a:	bfcc      	ite	gt
 800730c:	465e      	movgt	r6, fp
 800730e:	2601      	movle	r6, #1
 8007310:	443e      	add	r6, r7
 8007312:	f04f 0800 	mov.w	r8, #0
 8007316:	9901      	ldr	r1, [sp, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	4648      	mov	r0, r9
 800731c:	f000 fb50 	bl	80079c0 <__lshift>
 8007320:	4621      	mov	r1, r4
 8007322:	9001      	str	r0, [sp, #4]
 8007324:	f000 fbb8 	bl	8007a98 <__mcmp>
 8007328:	2800      	cmp	r0, #0
 800732a:	dcb0      	bgt.n	800728e <_dtoa_r+0x996>
 800732c:	d102      	bne.n	8007334 <_dtoa_r+0xa3c>
 800732e:	f01a 0f01 	tst.w	sl, #1
 8007332:	d1ac      	bne.n	800728e <_dtoa_r+0x996>
 8007334:	4633      	mov	r3, r6
 8007336:	461e      	mov	r6, r3
 8007338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800733c:	2a30      	cmp	r2, #48	@ 0x30
 800733e:	d0fa      	beq.n	8007336 <_dtoa_r+0xa3e>
 8007340:	e4e1      	b.n	8006d06 <_dtoa_r+0x40e>
 8007342:	429f      	cmp	r7, r3
 8007344:	d1a4      	bne.n	8007290 <_dtoa_r+0x998>
 8007346:	9b05      	ldr	r3, [sp, #20]
 8007348:	3301      	adds	r3, #1
 800734a:	9305      	str	r3, [sp, #20]
 800734c:	2331      	movs	r3, #49	@ 0x31
 800734e:	703b      	strb	r3, [r7, #0]
 8007350:	e4d9      	b.n	8006d06 <_dtoa_r+0x40e>
 8007352:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007354:	4f16      	ldr	r7, [pc, #88]	@ (80073b0 <_dtoa_r+0xab8>)
 8007356:	b11b      	cbz	r3, 8007360 <_dtoa_r+0xa68>
 8007358:	f107 0308 	add.w	r3, r7, #8
 800735c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	4638      	mov	r0, r7
 8007362:	b011      	add	sp, #68	@ 0x44
 8007364:	ecbd 8b02 	vpop	{d8}
 8007368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736c:	9b07      	ldr	r3, [sp, #28]
 800736e:	2b01      	cmp	r3, #1
 8007370:	f77f ae2c 	ble.w	8006fcc <_dtoa_r+0x6d4>
 8007374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007376:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007378:	2001      	movs	r0, #1
 800737a:	e64c      	b.n	8007016 <_dtoa_r+0x71e>
 800737c:	f1bb 0f00 	cmp.w	fp, #0
 8007380:	f77f aed8 	ble.w	8007134 <_dtoa_r+0x83c>
 8007384:	463e      	mov	r6, r7
 8007386:	9801      	ldr	r0, [sp, #4]
 8007388:	4621      	mov	r1, r4
 800738a:	f7ff fa2a 	bl	80067e2 <quorem>
 800738e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007392:	f806 ab01 	strb.w	sl, [r6], #1
 8007396:	1bf2      	subs	r2, r6, r7
 8007398:	4593      	cmp	fp, r2
 800739a:	ddb4      	ble.n	8007306 <_dtoa_r+0xa0e>
 800739c:	9901      	ldr	r1, [sp, #4]
 800739e:	2300      	movs	r3, #0
 80073a0:	220a      	movs	r2, #10
 80073a2:	4648      	mov	r0, r9
 80073a4:	f000 f968 	bl	8007678 <__multadd>
 80073a8:	9001      	str	r0, [sp, #4]
 80073aa:	e7ec      	b.n	8007386 <_dtoa_r+0xa8e>
 80073ac:	080774a8 	.word	0x080774a8
 80073b0:	0807742c 	.word	0x0807742c

080073b4 <_free_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4605      	mov	r5, r0
 80073b8:	2900      	cmp	r1, #0
 80073ba:	d041      	beq.n	8007440 <_free_r+0x8c>
 80073bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c0:	1f0c      	subs	r4, r1, #4
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bfb8      	it	lt
 80073c6:	18e4      	addlt	r4, r4, r3
 80073c8:	f000 f8e8 	bl	800759c <__malloc_lock>
 80073cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <_free_r+0x90>)
 80073ce:	6813      	ldr	r3, [r2, #0]
 80073d0:	b933      	cbnz	r3, 80073e0 <_free_r+0x2c>
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	6014      	str	r4, [r2, #0]
 80073d6:	4628      	mov	r0, r5
 80073d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073dc:	f000 b8e4 	b.w	80075a8 <__malloc_unlock>
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d908      	bls.n	80073f6 <_free_r+0x42>
 80073e4:	6820      	ldr	r0, [r4, #0]
 80073e6:	1821      	adds	r1, r4, r0
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf01      	itttt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	1809      	addeq	r1, r1, r0
 80073f2:	6021      	streq	r1, [r4, #0]
 80073f4:	e7ed      	b.n	80073d2 <_free_r+0x1e>
 80073f6:	461a      	mov	r2, r3
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	b10b      	cbz	r3, 8007400 <_free_r+0x4c>
 80073fc:	42a3      	cmp	r3, r4
 80073fe:	d9fa      	bls.n	80073f6 <_free_r+0x42>
 8007400:	6811      	ldr	r1, [r2, #0]
 8007402:	1850      	adds	r0, r2, r1
 8007404:	42a0      	cmp	r0, r4
 8007406:	d10b      	bne.n	8007420 <_free_r+0x6c>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	4401      	add	r1, r0
 800740c:	1850      	adds	r0, r2, r1
 800740e:	4283      	cmp	r3, r0
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	d1e0      	bne.n	80073d6 <_free_r+0x22>
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	6053      	str	r3, [r2, #4]
 800741a:	4408      	add	r0, r1
 800741c:	6010      	str	r0, [r2, #0]
 800741e:	e7da      	b.n	80073d6 <_free_r+0x22>
 8007420:	d902      	bls.n	8007428 <_free_r+0x74>
 8007422:	230c      	movs	r3, #12
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	e7d6      	b.n	80073d6 <_free_r+0x22>
 8007428:	6820      	ldr	r0, [r4, #0]
 800742a:	1821      	adds	r1, r4, r0
 800742c:	428b      	cmp	r3, r1
 800742e:	bf04      	itt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	bf04      	itt	eq
 8007438:	1809      	addeq	r1, r1, r0
 800743a:	6021      	streq	r1, [r4, #0]
 800743c:	6054      	str	r4, [r2, #4]
 800743e:	e7ca      	b.n	80073d6 <_free_r+0x22>
 8007440:	bd38      	pop	{r3, r4, r5, pc}
 8007442:	bf00      	nop
 8007444:	20000608 	.word	0x20000608

08007448 <malloc>:
 8007448:	4b02      	ldr	r3, [pc, #8]	@ (8007454 <malloc+0xc>)
 800744a:	4601      	mov	r1, r0
 800744c:	6818      	ldr	r0, [r3, #0]
 800744e:	f000 b825 	b.w	800749c <_malloc_r>
 8007452:	bf00      	nop
 8007454:	20000038 	.word	0x20000038

08007458 <sbrk_aligned>:
 8007458:	b570      	push	{r4, r5, r6, lr}
 800745a:	4e0f      	ldr	r6, [pc, #60]	@ (8007498 <sbrk_aligned+0x40>)
 800745c:	460c      	mov	r4, r1
 800745e:	6831      	ldr	r1, [r6, #0]
 8007460:	4605      	mov	r5, r0
 8007462:	b911      	cbnz	r1, 800746a <sbrk_aligned+0x12>
 8007464:	f000 fe3e 	bl	80080e4 <_sbrk_r>
 8007468:	6030      	str	r0, [r6, #0]
 800746a:	4621      	mov	r1, r4
 800746c:	4628      	mov	r0, r5
 800746e:	f000 fe39 	bl	80080e4 <_sbrk_r>
 8007472:	1c43      	adds	r3, r0, #1
 8007474:	d103      	bne.n	800747e <sbrk_aligned+0x26>
 8007476:	f04f 34ff 	mov.w	r4, #4294967295
 800747a:	4620      	mov	r0, r4
 800747c:	bd70      	pop	{r4, r5, r6, pc}
 800747e:	1cc4      	adds	r4, r0, #3
 8007480:	f024 0403 	bic.w	r4, r4, #3
 8007484:	42a0      	cmp	r0, r4
 8007486:	d0f8      	beq.n	800747a <sbrk_aligned+0x22>
 8007488:	1a21      	subs	r1, r4, r0
 800748a:	4628      	mov	r0, r5
 800748c:	f000 fe2a 	bl	80080e4 <_sbrk_r>
 8007490:	3001      	adds	r0, #1
 8007492:	d1f2      	bne.n	800747a <sbrk_aligned+0x22>
 8007494:	e7ef      	b.n	8007476 <sbrk_aligned+0x1e>
 8007496:	bf00      	nop
 8007498:	20000604 	.word	0x20000604

0800749c <_malloc_r>:
 800749c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074a0:	1ccd      	adds	r5, r1, #3
 80074a2:	f025 0503 	bic.w	r5, r5, #3
 80074a6:	3508      	adds	r5, #8
 80074a8:	2d0c      	cmp	r5, #12
 80074aa:	bf38      	it	cc
 80074ac:	250c      	movcc	r5, #12
 80074ae:	2d00      	cmp	r5, #0
 80074b0:	4606      	mov	r6, r0
 80074b2:	db01      	blt.n	80074b8 <_malloc_r+0x1c>
 80074b4:	42a9      	cmp	r1, r5
 80074b6:	d904      	bls.n	80074c2 <_malloc_r+0x26>
 80074b8:	230c      	movs	r3, #12
 80074ba:	6033      	str	r3, [r6, #0]
 80074bc:	2000      	movs	r0, #0
 80074be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007598 <_malloc_r+0xfc>
 80074c6:	f000 f869 	bl	800759c <__malloc_lock>
 80074ca:	f8d8 3000 	ldr.w	r3, [r8]
 80074ce:	461c      	mov	r4, r3
 80074d0:	bb44      	cbnz	r4, 8007524 <_malloc_r+0x88>
 80074d2:	4629      	mov	r1, r5
 80074d4:	4630      	mov	r0, r6
 80074d6:	f7ff ffbf 	bl	8007458 <sbrk_aligned>
 80074da:	1c43      	adds	r3, r0, #1
 80074dc:	4604      	mov	r4, r0
 80074de:	d158      	bne.n	8007592 <_malloc_r+0xf6>
 80074e0:	f8d8 4000 	ldr.w	r4, [r8]
 80074e4:	4627      	mov	r7, r4
 80074e6:	2f00      	cmp	r7, #0
 80074e8:	d143      	bne.n	8007572 <_malloc_r+0xd6>
 80074ea:	2c00      	cmp	r4, #0
 80074ec:	d04b      	beq.n	8007586 <_malloc_r+0xea>
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	4639      	mov	r1, r7
 80074f2:	4630      	mov	r0, r6
 80074f4:	eb04 0903 	add.w	r9, r4, r3
 80074f8:	f000 fdf4 	bl	80080e4 <_sbrk_r>
 80074fc:	4581      	cmp	r9, r0
 80074fe:	d142      	bne.n	8007586 <_malloc_r+0xea>
 8007500:	6821      	ldr	r1, [r4, #0]
 8007502:	1a6d      	subs	r5, r5, r1
 8007504:	4629      	mov	r1, r5
 8007506:	4630      	mov	r0, r6
 8007508:	f7ff ffa6 	bl	8007458 <sbrk_aligned>
 800750c:	3001      	adds	r0, #1
 800750e:	d03a      	beq.n	8007586 <_malloc_r+0xea>
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	442b      	add	r3, r5
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	f8d8 3000 	ldr.w	r3, [r8]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	bb62      	cbnz	r2, 8007578 <_malloc_r+0xdc>
 800751e:	f8c8 7000 	str.w	r7, [r8]
 8007522:	e00f      	b.n	8007544 <_malloc_r+0xa8>
 8007524:	6822      	ldr	r2, [r4, #0]
 8007526:	1b52      	subs	r2, r2, r5
 8007528:	d420      	bmi.n	800756c <_malloc_r+0xd0>
 800752a:	2a0b      	cmp	r2, #11
 800752c:	d917      	bls.n	800755e <_malloc_r+0xc2>
 800752e:	1961      	adds	r1, r4, r5
 8007530:	42a3      	cmp	r3, r4
 8007532:	6025      	str	r5, [r4, #0]
 8007534:	bf18      	it	ne
 8007536:	6059      	strne	r1, [r3, #4]
 8007538:	6863      	ldr	r3, [r4, #4]
 800753a:	bf08      	it	eq
 800753c:	f8c8 1000 	streq.w	r1, [r8]
 8007540:	5162      	str	r2, [r4, r5]
 8007542:	604b      	str	r3, [r1, #4]
 8007544:	4630      	mov	r0, r6
 8007546:	f000 f82f 	bl	80075a8 <__malloc_unlock>
 800754a:	f104 000b 	add.w	r0, r4, #11
 800754e:	1d23      	adds	r3, r4, #4
 8007550:	f020 0007 	bic.w	r0, r0, #7
 8007554:	1ac2      	subs	r2, r0, r3
 8007556:	bf1c      	itt	ne
 8007558:	1a1b      	subne	r3, r3, r0
 800755a:	50a3      	strne	r3, [r4, r2]
 800755c:	e7af      	b.n	80074be <_malloc_r+0x22>
 800755e:	6862      	ldr	r2, [r4, #4]
 8007560:	42a3      	cmp	r3, r4
 8007562:	bf0c      	ite	eq
 8007564:	f8c8 2000 	streq.w	r2, [r8]
 8007568:	605a      	strne	r2, [r3, #4]
 800756a:	e7eb      	b.n	8007544 <_malloc_r+0xa8>
 800756c:	4623      	mov	r3, r4
 800756e:	6864      	ldr	r4, [r4, #4]
 8007570:	e7ae      	b.n	80074d0 <_malloc_r+0x34>
 8007572:	463c      	mov	r4, r7
 8007574:	687f      	ldr	r7, [r7, #4]
 8007576:	e7b6      	b.n	80074e6 <_malloc_r+0x4a>
 8007578:	461a      	mov	r2, r3
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	42a3      	cmp	r3, r4
 800757e:	d1fb      	bne.n	8007578 <_malloc_r+0xdc>
 8007580:	2300      	movs	r3, #0
 8007582:	6053      	str	r3, [r2, #4]
 8007584:	e7de      	b.n	8007544 <_malloc_r+0xa8>
 8007586:	230c      	movs	r3, #12
 8007588:	6033      	str	r3, [r6, #0]
 800758a:	4630      	mov	r0, r6
 800758c:	f000 f80c 	bl	80075a8 <__malloc_unlock>
 8007590:	e794      	b.n	80074bc <_malloc_r+0x20>
 8007592:	6005      	str	r5, [r0, #0]
 8007594:	e7d6      	b.n	8007544 <_malloc_r+0xa8>
 8007596:	bf00      	nop
 8007598:	20000608 	.word	0x20000608

0800759c <__malloc_lock>:
 800759c:	4801      	ldr	r0, [pc, #4]	@ (80075a4 <__malloc_lock+0x8>)
 800759e:	f7ff b91e 	b.w	80067de <__retarget_lock_acquire_recursive>
 80075a2:	bf00      	nop
 80075a4:	20000600 	.word	0x20000600

080075a8 <__malloc_unlock>:
 80075a8:	4801      	ldr	r0, [pc, #4]	@ (80075b0 <__malloc_unlock+0x8>)
 80075aa:	f7ff b919 	b.w	80067e0 <__retarget_lock_release_recursive>
 80075ae:	bf00      	nop
 80075b0:	20000600 	.word	0x20000600

080075b4 <_Balloc>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	69c6      	ldr	r6, [r0, #28]
 80075b8:	4604      	mov	r4, r0
 80075ba:	460d      	mov	r5, r1
 80075bc:	b976      	cbnz	r6, 80075dc <_Balloc+0x28>
 80075be:	2010      	movs	r0, #16
 80075c0:	f7ff ff42 	bl	8007448 <malloc>
 80075c4:	4602      	mov	r2, r0
 80075c6:	61e0      	str	r0, [r4, #28]
 80075c8:	b920      	cbnz	r0, 80075d4 <_Balloc+0x20>
 80075ca:	4b18      	ldr	r3, [pc, #96]	@ (800762c <_Balloc+0x78>)
 80075cc:	4818      	ldr	r0, [pc, #96]	@ (8007630 <_Balloc+0x7c>)
 80075ce:	216b      	movs	r1, #107	@ 0x6b
 80075d0:	f000 fda6 	bl	8008120 <__assert_func>
 80075d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075d8:	6006      	str	r6, [r0, #0]
 80075da:	60c6      	str	r6, [r0, #12]
 80075dc:	69e6      	ldr	r6, [r4, #28]
 80075de:	68f3      	ldr	r3, [r6, #12]
 80075e0:	b183      	cbz	r3, 8007604 <_Balloc+0x50>
 80075e2:	69e3      	ldr	r3, [r4, #28]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075ea:	b9b8      	cbnz	r0, 800761c <_Balloc+0x68>
 80075ec:	2101      	movs	r1, #1
 80075ee:	fa01 f605 	lsl.w	r6, r1, r5
 80075f2:	1d72      	adds	r2, r6, #5
 80075f4:	0092      	lsls	r2, r2, #2
 80075f6:	4620      	mov	r0, r4
 80075f8:	f000 fdb0 	bl	800815c <_calloc_r>
 80075fc:	b160      	cbz	r0, 8007618 <_Balloc+0x64>
 80075fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007602:	e00e      	b.n	8007622 <_Balloc+0x6e>
 8007604:	2221      	movs	r2, #33	@ 0x21
 8007606:	2104      	movs	r1, #4
 8007608:	4620      	mov	r0, r4
 800760a:	f000 fda7 	bl	800815c <_calloc_r>
 800760e:	69e3      	ldr	r3, [r4, #28]
 8007610:	60f0      	str	r0, [r6, #12]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1e4      	bne.n	80075e2 <_Balloc+0x2e>
 8007618:	2000      	movs	r0, #0
 800761a:	bd70      	pop	{r4, r5, r6, pc}
 800761c:	6802      	ldr	r2, [r0, #0]
 800761e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007622:	2300      	movs	r3, #0
 8007624:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007628:	e7f7      	b.n	800761a <_Balloc+0x66>
 800762a:	bf00      	nop
 800762c:	08077439 	.word	0x08077439
 8007630:	080774b9 	.word	0x080774b9

08007634 <_Bfree>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	69c6      	ldr	r6, [r0, #28]
 8007638:	4605      	mov	r5, r0
 800763a:	460c      	mov	r4, r1
 800763c:	b976      	cbnz	r6, 800765c <_Bfree+0x28>
 800763e:	2010      	movs	r0, #16
 8007640:	f7ff ff02 	bl	8007448 <malloc>
 8007644:	4602      	mov	r2, r0
 8007646:	61e8      	str	r0, [r5, #28]
 8007648:	b920      	cbnz	r0, 8007654 <_Bfree+0x20>
 800764a:	4b09      	ldr	r3, [pc, #36]	@ (8007670 <_Bfree+0x3c>)
 800764c:	4809      	ldr	r0, [pc, #36]	@ (8007674 <_Bfree+0x40>)
 800764e:	218f      	movs	r1, #143	@ 0x8f
 8007650:	f000 fd66 	bl	8008120 <__assert_func>
 8007654:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007658:	6006      	str	r6, [r0, #0]
 800765a:	60c6      	str	r6, [r0, #12]
 800765c:	b13c      	cbz	r4, 800766e <_Bfree+0x3a>
 800765e:	69eb      	ldr	r3, [r5, #28]
 8007660:	6862      	ldr	r2, [r4, #4]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007668:	6021      	str	r1, [r4, #0]
 800766a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800766e:	bd70      	pop	{r4, r5, r6, pc}
 8007670:	08077439 	.word	0x08077439
 8007674:	080774b9 	.word	0x080774b9

08007678 <__multadd>:
 8007678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800767c:	690d      	ldr	r5, [r1, #16]
 800767e:	4607      	mov	r7, r0
 8007680:	460c      	mov	r4, r1
 8007682:	461e      	mov	r6, r3
 8007684:	f101 0c14 	add.w	ip, r1, #20
 8007688:	2000      	movs	r0, #0
 800768a:	f8dc 3000 	ldr.w	r3, [ip]
 800768e:	b299      	uxth	r1, r3
 8007690:	fb02 6101 	mla	r1, r2, r1, r6
 8007694:	0c1e      	lsrs	r6, r3, #16
 8007696:	0c0b      	lsrs	r3, r1, #16
 8007698:	fb02 3306 	mla	r3, r2, r6, r3
 800769c:	b289      	uxth	r1, r1
 800769e:	3001      	adds	r0, #1
 80076a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076a4:	4285      	cmp	r5, r0
 80076a6:	f84c 1b04 	str.w	r1, [ip], #4
 80076aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076ae:	dcec      	bgt.n	800768a <__multadd+0x12>
 80076b0:	b30e      	cbz	r6, 80076f6 <__multadd+0x7e>
 80076b2:	68a3      	ldr	r3, [r4, #8]
 80076b4:	42ab      	cmp	r3, r5
 80076b6:	dc19      	bgt.n	80076ec <__multadd+0x74>
 80076b8:	6861      	ldr	r1, [r4, #4]
 80076ba:	4638      	mov	r0, r7
 80076bc:	3101      	adds	r1, #1
 80076be:	f7ff ff79 	bl	80075b4 <_Balloc>
 80076c2:	4680      	mov	r8, r0
 80076c4:	b928      	cbnz	r0, 80076d2 <__multadd+0x5a>
 80076c6:	4602      	mov	r2, r0
 80076c8:	4b0c      	ldr	r3, [pc, #48]	@ (80076fc <__multadd+0x84>)
 80076ca:	480d      	ldr	r0, [pc, #52]	@ (8007700 <__multadd+0x88>)
 80076cc:	21ba      	movs	r1, #186	@ 0xba
 80076ce:	f000 fd27 	bl	8008120 <__assert_func>
 80076d2:	6922      	ldr	r2, [r4, #16]
 80076d4:	3202      	adds	r2, #2
 80076d6:	f104 010c 	add.w	r1, r4, #12
 80076da:	0092      	lsls	r2, r2, #2
 80076dc:	300c      	adds	r0, #12
 80076de:	f000 fd11 	bl	8008104 <memcpy>
 80076e2:	4621      	mov	r1, r4
 80076e4:	4638      	mov	r0, r7
 80076e6:	f7ff ffa5 	bl	8007634 <_Bfree>
 80076ea:	4644      	mov	r4, r8
 80076ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076f0:	3501      	adds	r5, #1
 80076f2:	615e      	str	r6, [r3, #20]
 80076f4:	6125      	str	r5, [r4, #16]
 80076f6:	4620      	mov	r0, r4
 80076f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076fc:	080774a8 	.word	0x080774a8
 8007700:	080774b9 	.word	0x080774b9

08007704 <__hi0bits>:
 8007704:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007708:	4603      	mov	r3, r0
 800770a:	bf36      	itet	cc
 800770c:	0403      	lslcc	r3, r0, #16
 800770e:	2000      	movcs	r0, #0
 8007710:	2010      	movcc	r0, #16
 8007712:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007716:	bf3c      	itt	cc
 8007718:	021b      	lslcc	r3, r3, #8
 800771a:	3008      	addcc	r0, #8
 800771c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007720:	bf3c      	itt	cc
 8007722:	011b      	lslcc	r3, r3, #4
 8007724:	3004      	addcc	r0, #4
 8007726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800772a:	bf3c      	itt	cc
 800772c:	009b      	lslcc	r3, r3, #2
 800772e:	3002      	addcc	r0, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	db05      	blt.n	8007740 <__hi0bits+0x3c>
 8007734:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007738:	f100 0001 	add.w	r0, r0, #1
 800773c:	bf08      	it	eq
 800773e:	2020      	moveq	r0, #32
 8007740:	4770      	bx	lr

08007742 <__lo0bits>:
 8007742:	6803      	ldr	r3, [r0, #0]
 8007744:	4602      	mov	r2, r0
 8007746:	f013 0007 	ands.w	r0, r3, #7
 800774a:	d00b      	beq.n	8007764 <__lo0bits+0x22>
 800774c:	07d9      	lsls	r1, r3, #31
 800774e:	d421      	bmi.n	8007794 <__lo0bits+0x52>
 8007750:	0798      	lsls	r0, r3, #30
 8007752:	bf49      	itett	mi
 8007754:	085b      	lsrmi	r3, r3, #1
 8007756:	089b      	lsrpl	r3, r3, #2
 8007758:	2001      	movmi	r0, #1
 800775a:	6013      	strmi	r3, [r2, #0]
 800775c:	bf5c      	itt	pl
 800775e:	6013      	strpl	r3, [r2, #0]
 8007760:	2002      	movpl	r0, #2
 8007762:	4770      	bx	lr
 8007764:	b299      	uxth	r1, r3
 8007766:	b909      	cbnz	r1, 800776c <__lo0bits+0x2a>
 8007768:	0c1b      	lsrs	r3, r3, #16
 800776a:	2010      	movs	r0, #16
 800776c:	b2d9      	uxtb	r1, r3
 800776e:	b909      	cbnz	r1, 8007774 <__lo0bits+0x32>
 8007770:	3008      	adds	r0, #8
 8007772:	0a1b      	lsrs	r3, r3, #8
 8007774:	0719      	lsls	r1, r3, #28
 8007776:	bf04      	itt	eq
 8007778:	091b      	lsreq	r3, r3, #4
 800777a:	3004      	addeq	r0, #4
 800777c:	0799      	lsls	r1, r3, #30
 800777e:	bf04      	itt	eq
 8007780:	089b      	lsreq	r3, r3, #2
 8007782:	3002      	addeq	r0, #2
 8007784:	07d9      	lsls	r1, r3, #31
 8007786:	d403      	bmi.n	8007790 <__lo0bits+0x4e>
 8007788:	085b      	lsrs	r3, r3, #1
 800778a:	f100 0001 	add.w	r0, r0, #1
 800778e:	d003      	beq.n	8007798 <__lo0bits+0x56>
 8007790:	6013      	str	r3, [r2, #0]
 8007792:	4770      	bx	lr
 8007794:	2000      	movs	r0, #0
 8007796:	4770      	bx	lr
 8007798:	2020      	movs	r0, #32
 800779a:	4770      	bx	lr

0800779c <__i2b>:
 800779c:	b510      	push	{r4, lr}
 800779e:	460c      	mov	r4, r1
 80077a0:	2101      	movs	r1, #1
 80077a2:	f7ff ff07 	bl	80075b4 <_Balloc>
 80077a6:	4602      	mov	r2, r0
 80077a8:	b928      	cbnz	r0, 80077b6 <__i2b+0x1a>
 80077aa:	4b05      	ldr	r3, [pc, #20]	@ (80077c0 <__i2b+0x24>)
 80077ac:	4805      	ldr	r0, [pc, #20]	@ (80077c4 <__i2b+0x28>)
 80077ae:	f240 1145 	movw	r1, #325	@ 0x145
 80077b2:	f000 fcb5 	bl	8008120 <__assert_func>
 80077b6:	2301      	movs	r3, #1
 80077b8:	6144      	str	r4, [r0, #20]
 80077ba:	6103      	str	r3, [r0, #16]
 80077bc:	bd10      	pop	{r4, pc}
 80077be:	bf00      	nop
 80077c0:	080774a8 	.word	0x080774a8
 80077c4:	080774b9 	.word	0x080774b9

080077c8 <__multiply>:
 80077c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	4617      	mov	r7, r2
 80077ce:	690a      	ldr	r2, [r1, #16]
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	bfa8      	it	ge
 80077d6:	463b      	movge	r3, r7
 80077d8:	4689      	mov	r9, r1
 80077da:	bfa4      	itt	ge
 80077dc:	460f      	movge	r7, r1
 80077de:	4699      	movge	r9, r3
 80077e0:	693d      	ldr	r5, [r7, #16]
 80077e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	6879      	ldr	r1, [r7, #4]
 80077ea:	eb05 060a 	add.w	r6, r5, sl
 80077ee:	42b3      	cmp	r3, r6
 80077f0:	b085      	sub	sp, #20
 80077f2:	bfb8      	it	lt
 80077f4:	3101      	addlt	r1, #1
 80077f6:	f7ff fedd 	bl	80075b4 <_Balloc>
 80077fa:	b930      	cbnz	r0, 800780a <__multiply+0x42>
 80077fc:	4602      	mov	r2, r0
 80077fe:	4b41      	ldr	r3, [pc, #260]	@ (8007904 <__multiply+0x13c>)
 8007800:	4841      	ldr	r0, [pc, #260]	@ (8007908 <__multiply+0x140>)
 8007802:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007806:	f000 fc8b 	bl	8008120 <__assert_func>
 800780a:	f100 0414 	add.w	r4, r0, #20
 800780e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007812:	4623      	mov	r3, r4
 8007814:	2200      	movs	r2, #0
 8007816:	4573      	cmp	r3, lr
 8007818:	d320      	bcc.n	800785c <__multiply+0x94>
 800781a:	f107 0814 	add.w	r8, r7, #20
 800781e:	f109 0114 	add.w	r1, r9, #20
 8007822:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007826:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800782a:	9302      	str	r3, [sp, #8]
 800782c:	1beb      	subs	r3, r5, r7
 800782e:	3b15      	subs	r3, #21
 8007830:	f023 0303 	bic.w	r3, r3, #3
 8007834:	3304      	adds	r3, #4
 8007836:	3715      	adds	r7, #21
 8007838:	42bd      	cmp	r5, r7
 800783a:	bf38      	it	cc
 800783c:	2304      	movcc	r3, #4
 800783e:	9301      	str	r3, [sp, #4]
 8007840:	9b02      	ldr	r3, [sp, #8]
 8007842:	9103      	str	r1, [sp, #12]
 8007844:	428b      	cmp	r3, r1
 8007846:	d80c      	bhi.n	8007862 <__multiply+0x9a>
 8007848:	2e00      	cmp	r6, #0
 800784a:	dd03      	ble.n	8007854 <__multiply+0x8c>
 800784c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007850:	2b00      	cmp	r3, #0
 8007852:	d055      	beq.n	8007900 <__multiply+0x138>
 8007854:	6106      	str	r6, [r0, #16]
 8007856:	b005      	add	sp, #20
 8007858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785c:	f843 2b04 	str.w	r2, [r3], #4
 8007860:	e7d9      	b.n	8007816 <__multiply+0x4e>
 8007862:	f8b1 a000 	ldrh.w	sl, [r1]
 8007866:	f1ba 0f00 	cmp.w	sl, #0
 800786a:	d01f      	beq.n	80078ac <__multiply+0xe4>
 800786c:	46c4      	mov	ip, r8
 800786e:	46a1      	mov	r9, r4
 8007870:	2700      	movs	r7, #0
 8007872:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007876:	f8d9 3000 	ldr.w	r3, [r9]
 800787a:	fa1f fb82 	uxth.w	fp, r2
 800787e:	b29b      	uxth	r3, r3
 8007880:	fb0a 330b 	mla	r3, sl, fp, r3
 8007884:	443b      	add	r3, r7
 8007886:	f8d9 7000 	ldr.w	r7, [r9]
 800788a:	0c12      	lsrs	r2, r2, #16
 800788c:	0c3f      	lsrs	r7, r7, #16
 800788e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007892:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007896:	b29b      	uxth	r3, r3
 8007898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789c:	4565      	cmp	r5, ip
 800789e:	f849 3b04 	str.w	r3, [r9], #4
 80078a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80078a6:	d8e4      	bhi.n	8007872 <__multiply+0xaa>
 80078a8:	9b01      	ldr	r3, [sp, #4]
 80078aa:	50e7      	str	r7, [r4, r3]
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078b2:	3104      	adds	r1, #4
 80078b4:	f1b9 0f00 	cmp.w	r9, #0
 80078b8:	d020      	beq.n	80078fc <__multiply+0x134>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	4647      	mov	r7, r8
 80078be:	46a4      	mov	ip, r4
 80078c0:	f04f 0a00 	mov.w	sl, #0
 80078c4:	f8b7 b000 	ldrh.w	fp, [r7]
 80078c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80078cc:	fb09 220b 	mla	r2, r9, fp, r2
 80078d0:	4452      	add	r2, sl
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078d8:	f84c 3b04 	str.w	r3, [ip], #4
 80078dc:	f857 3b04 	ldr.w	r3, [r7], #4
 80078e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078e4:	f8bc 3000 	ldrh.w	r3, [ip]
 80078e8:	fb09 330a 	mla	r3, r9, sl, r3
 80078ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80078f0:	42bd      	cmp	r5, r7
 80078f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078f6:	d8e5      	bhi.n	80078c4 <__multiply+0xfc>
 80078f8:	9a01      	ldr	r2, [sp, #4]
 80078fa:	50a3      	str	r3, [r4, r2]
 80078fc:	3404      	adds	r4, #4
 80078fe:	e79f      	b.n	8007840 <__multiply+0x78>
 8007900:	3e01      	subs	r6, #1
 8007902:	e7a1      	b.n	8007848 <__multiply+0x80>
 8007904:	080774a8 	.word	0x080774a8
 8007908:	080774b9 	.word	0x080774b9

0800790c <__pow5mult>:
 800790c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007910:	4615      	mov	r5, r2
 8007912:	f012 0203 	ands.w	r2, r2, #3
 8007916:	4607      	mov	r7, r0
 8007918:	460e      	mov	r6, r1
 800791a:	d007      	beq.n	800792c <__pow5mult+0x20>
 800791c:	4c25      	ldr	r4, [pc, #148]	@ (80079b4 <__pow5mult+0xa8>)
 800791e:	3a01      	subs	r2, #1
 8007920:	2300      	movs	r3, #0
 8007922:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007926:	f7ff fea7 	bl	8007678 <__multadd>
 800792a:	4606      	mov	r6, r0
 800792c:	10ad      	asrs	r5, r5, #2
 800792e:	d03d      	beq.n	80079ac <__pow5mult+0xa0>
 8007930:	69fc      	ldr	r4, [r7, #28]
 8007932:	b97c      	cbnz	r4, 8007954 <__pow5mult+0x48>
 8007934:	2010      	movs	r0, #16
 8007936:	f7ff fd87 	bl	8007448 <malloc>
 800793a:	4602      	mov	r2, r0
 800793c:	61f8      	str	r0, [r7, #28]
 800793e:	b928      	cbnz	r0, 800794c <__pow5mult+0x40>
 8007940:	4b1d      	ldr	r3, [pc, #116]	@ (80079b8 <__pow5mult+0xac>)
 8007942:	481e      	ldr	r0, [pc, #120]	@ (80079bc <__pow5mult+0xb0>)
 8007944:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007948:	f000 fbea 	bl	8008120 <__assert_func>
 800794c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007950:	6004      	str	r4, [r0, #0]
 8007952:	60c4      	str	r4, [r0, #12]
 8007954:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007958:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800795c:	b94c      	cbnz	r4, 8007972 <__pow5mult+0x66>
 800795e:	f240 2171 	movw	r1, #625	@ 0x271
 8007962:	4638      	mov	r0, r7
 8007964:	f7ff ff1a 	bl	800779c <__i2b>
 8007968:	2300      	movs	r3, #0
 800796a:	f8c8 0008 	str.w	r0, [r8, #8]
 800796e:	4604      	mov	r4, r0
 8007970:	6003      	str	r3, [r0, #0]
 8007972:	f04f 0900 	mov.w	r9, #0
 8007976:	07eb      	lsls	r3, r5, #31
 8007978:	d50a      	bpl.n	8007990 <__pow5mult+0x84>
 800797a:	4631      	mov	r1, r6
 800797c:	4622      	mov	r2, r4
 800797e:	4638      	mov	r0, r7
 8007980:	f7ff ff22 	bl	80077c8 <__multiply>
 8007984:	4631      	mov	r1, r6
 8007986:	4680      	mov	r8, r0
 8007988:	4638      	mov	r0, r7
 800798a:	f7ff fe53 	bl	8007634 <_Bfree>
 800798e:	4646      	mov	r6, r8
 8007990:	106d      	asrs	r5, r5, #1
 8007992:	d00b      	beq.n	80079ac <__pow5mult+0xa0>
 8007994:	6820      	ldr	r0, [r4, #0]
 8007996:	b938      	cbnz	r0, 80079a8 <__pow5mult+0x9c>
 8007998:	4622      	mov	r2, r4
 800799a:	4621      	mov	r1, r4
 800799c:	4638      	mov	r0, r7
 800799e:	f7ff ff13 	bl	80077c8 <__multiply>
 80079a2:	6020      	str	r0, [r4, #0]
 80079a4:	f8c0 9000 	str.w	r9, [r0]
 80079a8:	4604      	mov	r4, r0
 80079aa:	e7e4      	b.n	8007976 <__pow5mult+0x6a>
 80079ac:	4630      	mov	r0, r6
 80079ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b2:	bf00      	nop
 80079b4:	0807756c 	.word	0x0807756c
 80079b8:	08077439 	.word	0x08077439
 80079bc:	080774b9 	.word	0x080774b9

080079c0 <__lshift>:
 80079c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c4:	460c      	mov	r4, r1
 80079c6:	6849      	ldr	r1, [r1, #4]
 80079c8:	6923      	ldr	r3, [r4, #16]
 80079ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	4607      	mov	r7, r0
 80079d2:	4691      	mov	r9, r2
 80079d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079d8:	f108 0601 	add.w	r6, r8, #1
 80079dc:	42b3      	cmp	r3, r6
 80079de:	db0b      	blt.n	80079f8 <__lshift+0x38>
 80079e0:	4638      	mov	r0, r7
 80079e2:	f7ff fde7 	bl	80075b4 <_Balloc>
 80079e6:	4605      	mov	r5, r0
 80079e8:	b948      	cbnz	r0, 80079fe <__lshift+0x3e>
 80079ea:	4602      	mov	r2, r0
 80079ec:	4b28      	ldr	r3, [pc, #160]	@ (8007a90 <__lshift+0xd0>)
 80079ee:	4829      	ldr	r0, [pc, #164]	@ (8007a94 <__lshift+0xd4>)
 80079f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079f4:	f000 fb94 	bl	8008120 <__assert_func>
 80079f8:	3101      	adds	r1, #1
 80079fa:	005b      	lsls	r3, r3, #1
 80079fc:	e7ee      	b.n	80079dc <__lshift+0x1c>
 80079fe:	2300      	movs	r3, #0
 8007a00:	f100 0114 	add.w	r1, r0, #20
 8007a04:	f100 0210 	add.w	r2, r0, #16
 8007a08:	4618      	mov	r0, r3
 8007a0a:	4553      	cmp	r3, sl
 8007a0c:	db33      	blt.n	8007a76 <__lshift+0xb6>
 8007a0e:	6920      	ldr	r0, [r4, #16]
 8007a10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a14:	f104 0314 	add.w	r3, r4, #20
 8007a18:	f019 091f 	ands.w	r9, r9, #31
 8007a1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a24:	d02b      	beq.n	8007a7e <__lshift+0xbe>
 8007a26:	f1c9 0e20 	rsb	lr, r9, #32
 8007a2a:	468a      	mov	sl, r1
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	6818      	ldr	r0, [r3, #0]
 8007a30:	fa00 f009 	lsl.w	r0, r0, r9
 8007a34:	4310      	orrs	r0, r2
 8007a36:	f84a 0b04 	str.w	r0, [sl], #4
 8007a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a3e:	459c      	cmp	ip, r3
 8007a40:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a44:	d8f3      	bhi.n	8007a2e <__lshift+0x6e>
 8007a46:	ebac 0304 	sub.w	r3, ip, r4
 8007a4a:	3b15      	subs	r3, #21
 8007a4c:	f023 0303 	bic.w	r3, r3, #3
 8007a50:	3304      	adds	r3, #4
 8007a52:	f104 0015 	add.w	r0, r4, #21
 8007a56:	4560      	cmp	r0, ip
 8007a58:	bf88      	it	hi
 8007a5a:	2304      	movhi	r3, #4
 8007a5c:	50ca      	str	r2, [r1, r3]
 8007a5e:	b10a      	cbz	r2, 8007a64 <__lshift+0xa4>
 8007a60:	f108 0602 	add.w	r6, r8, #2
 8007a64:	3e01      	subs	r6, #1
 8007a66:	4638      	mov	r0, r7
 8007a68:	612e      	str	r6, [r5, #16]
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	f7ff fde2 	bl	8007634 <_Bfree>
 8007a70:	4628      	mov	r0, r5
 8007a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a76:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	e7c5      	b.n	8007a0a <__lshift+0x4a>
 8007a7e:	3904      	subs	r1, #4
 8007a80:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a84:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a88:	459c      	cmp	ip, r3
 8007a8a:	d8f9      	bhi.n	8007a80 <__lshift+0xc0>
 8007a8c:	e7ea      	b.n	8007a64 <__lshift+0xa4>
 8007a8e:	bf00      	nop
 8007a90:	080774a8 	.word	0x080774a8
 8007a94:	080774b9 	.word	0x080774b9

08007a98 <__mcmp>:
 8007a98:	690a      	ldr	r2, [r1, #16]
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	6900      	ldr	r0, [r0, #16]
 8007a9e:	1a80      	subs	r0, r0, r2
 8007aa0:	b530      	push	{r4, r5, lr}
 8007aa2:	d10e      	bne.n	8007ac2 <__mcmp+0x2a>
 8007aa4:	3314      	adds	r3, #20
 8007aa6:	3114      	adds	r1, #20
 8007aa8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007aac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ab0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ab4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ab8:	4295      	cmp	r5, r2
 8007aba:	d003      	beq.n	8007ac4 <__mcmp+0x2c>
 8007abc:	d205      	bcs.n	8007aca <__mcmp+0x32>
 8007abe:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac2:	bd30      	pop	{r4, r5, pc}
 8007ac4:	42a3      	cmp	r3, r4
 8007ac6:	d3f3      	bcc.n	8007ab0 <__mcmp+0x18>
 8007ac8:	e7fb      	b.n	8007ac2 <__mcmp+0x2a>
 8007aca:	2001      	movs	r0, #1
 8007acc:	e7f9      	b.n	8007ac2 <__mcmp+0x2a>
	...

08007ad0 <__mdiff>:
 8007ad0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad4:	4689      	mov	r9, r1
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	4611      	mov	r1, r2
 8007ada:	4648      	mov	r0, r9
 8007adc:	4614      	mov	r4, r2
 8007ade:	f7ff ffdb 	bl	8007a98 <__mcmp>
 8007ae2:	1e05      	subs	r5, r0, #0
 8007ae4:	d112      	bne.n	8007b0c <__mdiff+0x3c>
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f7ff fd63 	bl	80075b4 <_Balloc>
 8007aee:	4602      	mov	r2, r0
 8007af0:	b928      	cbnz	r0, 8007afe <__mdiff+0x2e>
 8007af2:	4b3f      	ldr	r3, [pc, #252]	@ (8007bf0 <__mdiff+0x120>)
 8007af4:	f240 2137 	movw	r1, #567	@ 0x237
 8007af8:	483e      	ldr	r0, [pc, #248]	@ (8007bf4 <__mdiff+0x124>)
 8007afa:	f000 fb11 	bl	8008120 <__assert_func>
 8007afe:	2301      	movs	r3, #1
 8007b00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b04:	4610      	mov	r0, r2
 8007b06:	b003      	add	sp, #12
 8007b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0c:	bfbc      	itt	lt
 8007b0e:	464b      	movlt	r3, r9
 8007b10:	46a1      	movlt	r9, r4
 8007b12:	4630      	mov	r0, r6
 8007b14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b18:	bfba      	itte	lt
 8007b1a:	461c      	movlt	r4, r3
 8007b1c:	2501      	movlt	r5, #1
 8007b1e:	2500      	movge	r5, #0
 8007b20:	f7ff fd48 	bl	80075b4 <_Balloc>
 8007b24:	4602      	mov	r2, r0
 8007b26:	b918      	cbnz	r0, 8007b30 <__mdiff+0x60>
 8007b28:	4b31      	ldr	r3, [pc, #196]	@ (8007bf0 <__mdiff+0x120>)
 8007b2a:	f240 2145 	movw	r1, #581	@ 0x245
 8007b2e:	e7e3      	b.n	8007af8 <__mdiff+0x28>
 8007b30:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b34:	6926      	ldr	r6, [r4, #16]
 8007b36:	60c5      	str	r5, [r0, #12]
 8007b38:	f109 0310 	add.w	r3, r9, #16
 8007b3c:	f109 0514 	add.w	r5, r9, #20
 8007b40:	f104 0e14 	add.w	lr, r4, #20
 8007b44:	f100 0b14 	add.w	fp, r0, #20
 8007b48:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b4c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	46d9      	mov	r9, fp
 8007b54:	f04f 0c00 	mov.w	ip, #0
 8007b58:	9b01      	ldr	r3, [sp, #4]
 8007b5a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b5e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b62:	9301      	str	r3, [sp, #4]
 8007b64:	fa1f f38a 	uxth.w	r3, sl
 8007b68:	4619      	mov	r1, r3
 8007b6a:	b283      	uxth	r3, r0
 8007b6c:	1acb      	subs	r3, r1, r3
 8007b6e:	0c00      	lsrs	r0, r0, #16
 8007b70:	4463      	add	r3, ip
 8007b72:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b76:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b80:	4576      	cmp	r6, lr
 8007b82:	f849 3b04 	str.w	r3, [r9], #4
 8007b86:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b8a:	d8e5      	bhi.n	8007b58 <__mdiff+0x88>
 8007b8c:	1b33      	subs	r3, r6, r4
 8007b8e:	3b15      	subs	r3, #21
 8007b90:	f023 0303 	bic.w	r3, r3, #3
 8007b94:	3415      	adds	r4, #21
 8007b96:	3304      	adds	r3, #4
 8007b98:	42a6      	cmp	r6, r4
 8007b9a:	bf38      	it	cc
 8007b9c:	2304      	movcc	r3, #4
 8007b9e:	441d      	add	r5, r3
 8007ba0:	445b      	add	r3, fp
 8007ba2:	461e      	mov	r6, r3
 8007ba4:	462c      	mov	r4, r5
 8007ba6:	4544      	cmp	r4, r8
 8007ba8:	d30e      	bcc.n	8007bc8 <__mdiff+0xf8>
 8007baa:	f108 0103 	add.w	r1, r8, #3
 8007bae:	1b49      	subs	r1, r1, r5
 8007bb0:	f021 0103 	bic.w	r1, r1, #3
 8007bb4:	3d03      	subs	r5, #3
 8007bb6:	45a8      	cmp	r8, r5
 8007bb8:	bf38      	it	cc
 8007bba:	2100      	movcc	r1, #0
 8007bbc:	440b      	add	r3, r1
 8007bbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bc2:	b191      	cbz	r1, 8007bea <__mdiff+0x11a>
 8007bc4:	6117      	str	r7, [r2, #16]
 8007bc6:	e79d      	b.n	8007b04 <__mdiff+0x34>
 8007bc8:	f854 1b04 	ldr.w	r1, [r4], #4
 8007bcc:	46e6      	mov	lr, ip
 8007bce:	0c08      	lsrs	r0, r1, #16
 8007bd0:	fa1c fc81 	uxtah	ip, ip, r1
 8007bd4:	4471      	add	r1, lr
 8007bd6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007bda:	b289      	uxth	r1, r1
 8007bdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007be0:	f846 1b04 	str.w	r1, [r6], #4
 8007be4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007be8:	e7dd      	b.n	8007ba6 <__mdiff+0xd6>
 8007bea:	3f01      	subs	r7, #1
 8007bec:	e7e7      	b.n	8007bbe <__mdiff+0xee>
 8007bee:	bf00      	nop
 8007bf0:	080774a8 	.word	0x080774a8
 8007bf4:	080774b9 	.word	0x080774b9

08007bf8 <__d2b>:
 8007bf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bfc:	460f      	mov	r7, r1
 8007bfe:	2101      	movs	r1, #1
 8007c00:	ec59 8b10 	vmov	r8, r9, d0
 8007c04:	4616      	mov	r6, r2
 8007c06:	f7ff fcd5 	bl	80075b4 <_Balloc>
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	b930      	cbnz	r0, 8007c1c <__d2b+0x24>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	4b23      	ldr	r3, [pc, #140]	@ (8007ca0 <__d2b+0xa8>)
 8007c12:	4824      	ldr	r0, [pc, #144]	@ (8007ca4 <__d2b+0xac>)
 8007c14:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c18:	f000 fa82 	bl	8008120 <__assert_func>
 8007c1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c24:	b10d      	cbz	r5, 8007c2a <__d2b+0x32>
 8007c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	f1b8 0300 	subs.w	r3, r8, #0
 8007c30:	d023      	beq.n	8007c7a <__d2b+0x82>
 8007c32:	4668      	mov	r0, sp
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	f7ff fd84 	bl	8007742 <__lo0bits>
 8007c3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c3e:	b1d0      	cbz	r0, 8007c76 <__d2b+0x7e>
 8007c40:	f1c0 0320 	rsb	r3, r0, #32
 8007c44:	fa02 f303 	lsl.w	r3, r2, r3
 8007c48:	430b      	orrs	r3, r1
 8007c4a:	40c2      	lsrs	r2, r0
 8007c4c:	6163      	str	r3, [r4, #20]
 8007c4e:	9201      	str	r2, [sp, #4]
 8007c50:	9b01      	ldr	r3, [sp, #4]
 8007c52:	61a3      	str	r3, [r4, #24]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	bf0c      	ite	eq
 8007c58:	2201      	moveq	r2, #1
 8007c5a:	2202      	movne	r2, #2
 8007c5c:	6122      	str	r2, [r4, #16]
 8007c5e:	b1a5      	cbz	r5, 8007c8a <__d2b+0x92>
 8007c60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c64:	4405      	add	r5, r0
 8007c66:	603d      	str	r5, [r7, #0]
 8007c68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c6c:	6030      	str	r0, [r6, #0]
 8007c6e:	4620      	mov	r0, r4
 8007c70:	b003      	add	sp, #12
 8007c72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c76:	6161      	str	r1, [r4, #20]
 8007c78:	e7ea      	b.n	8007c50 <__d2b+0x58>
 8007c7a:	a801      	add	r0, sp, #4
 8007c7c:	f7ff fd61 	bl	8007742 <__lo0bits>
 8007c80:	9b01      	ldr	r3, [sp, #4]
 8007c82:	6163      	str	r3, [r4, #20]
 8007c84:	3020      	adds	r0, #32
 8007c86:	2201      	movs	r2, #1
 8007c88:	e7e8      	b.n	8007c5c <__d2b+0x64>
 8007c8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c92:	6038      	str	r0, [r7, #0]
 8007c94:	6918      	ldr	r0, [r3, #16]
 8007c96:	f7ff fd35 	bl	8007704 <__hi0bits>
 8007c9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c9e:	e7e5      	b.n	8007c6c <__d2b+0x74>
 8007ca0:	080774a8 	.word	0x080774a8
 8007ca4:	080774b9 	.word	0x080774b9

08007ca8 <__ssputs_r>:
 8007ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cac:	688e      	ldr	r6, [r1, #8]
 8007cae:	461f      	mov	r7, r3
 8007cb0:	42be      	cmp	r6, r7
 8007cb2:	680b      	ldr	r3, [r1, #0]
 8007cb4:	4682      	mov	sl, r0
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	4690      	mov	r8, r2
 8007cba:	d82d      	bhi.n	8007d18 <__ssputs_r+0x70>
 8007cbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007cc4:	d026      	beq.n	8007d14 <__ssputs_r+0x6c>
 8007cc6:	6965      	ldr	r5, [r4, #20]
 8007cc8:	6909      	ldr	r1, [r1, #16]
 8007cca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007cce:	eba3 0901 	sub.w	r9, r3, r1
 8007cd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007cd6:	1c7b      	adds	r3, r7, #1
 8007cd8:	444b      	add	r3, r9
 8007cda:	106d      	asrs	r5, r5, #1
 8007cdc:	429d      	cmp	r5, r3
 8007cde:	bf38      	it	cc
 8007ce0:	461d      	movcc	r5, r3
 8007ce2:	0553      	lsls	r3, r2, #21
 8007ce4:	d527      	bpl.n	8007d36 <__ssputs_r+0x8e>
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	f7ff fbd8 	bl	800749c <_malloc_r>
 8007cec:	4606      	mov	r6, r0
 8007cee:	b360      	cbz	r0, 8007d4a <__ssputs_r+0xa2>
 8007cf0:	6921      	ldr	r1, [r4, #16]
 8007cf2:	464a      	mov	r2, r9
 8007cf4:	f000 fa06 	bl	8008104 <memcpy>
 8007cf8:	89a3      	ldrh	r3, [r4, #12]
 8007cfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d02:	81a3      	strh	r3, [r4, #12]
 8007d04:	6126      	str	r6, [r4, #16]
 8007d06:	6165      	str	r5, [r4, #20]
 8007d08:	444e      	add	r6, r9
 8007d0a:	eba5 0509 	sub.w	r5, r5, r9
 8007d0e:	6026      	str	r6, [r4, #0]
 8007d10:	60a5      	str	r5, [r4, #8]
 8007d12:	463e      	mov	r6, r7
 8007d14:	42be      	cmp	r6, r7
 8007d16:	d900      	bls.n	8007d1a <__ssputs_r+0x72>
 8007d18:	463e      	mov	r6, r7
 8007d1a:	6820      	ldr	r0, [r4, #0]
 8007d1c:	4632      	mov	r2, r6
 8007d1e:	4641      	mov	r1, r8
 8007d20:	f000 f9c6 	bl	80080b0 <memmove>
 8007d24:	68a3      	ldr	r3, [r4, #8]
 8007d26:	1b9b      	subs	r3, r3, r6
 8007d28:	60a3      	str	r3, [r4, #8]
 8007d2a:	6823      	ldr	r3, [r4, #0]
 8007d2c:	4433      	add	r3, r6
 8007d2e:	6023      	str	r3, [r4, #0]
 8007d30:	2000      	movs	r0, #0
 8007d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d36:	462a      	mov	r2, r5
 8007d38:	f000 fa36 	bl	80081a8 <_realloc_r>
 8007d3c:	4606      	mov	r6, r0
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d1e0      	bne.n	8007d04 <__ssputs_r+0x5c>
 8007d42:	6921      	ldr	r1, [r4, #16]
 8007d44:	4650      	mov	r0, sl
 8007d46:	f7ff fb35 	bl	80073b4 <_free_r>
 8007d4a:	230c      	movs	r3, #12
 8007d4c:	f8ca 3000 	str.w	r3, [sl]
 8007d50:	89a3      	ldrh	r3, [r4, #12]
 8007d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d56:	81a3      	strh	r3, [r4, #12]
 8007d58:	f04f 30ff 	mov.w	r0, #4294967295
 8007d5c:	e7e9      	b.n	8007d32 <__ssputs_r+0x8a>
	...

08007d60 <_svfiprintf_r>:
 8007d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	4698      	mov	r8, r3
 8007d66:	898b      	ldrh	r3, [r1, #12]
 8007d68:	061b      	lsls	r3, r3, #24
 8007d6a:	b09d      	sub	sp, #116	@ 0x74
 8007d6c:	4607      	mov	r7, r0
 8007d6e:	460d      	mov	r5, r1
 8007d70:	4614      	mov	r4, r2
 8007d72:	d510      	bpl.n	8007d96 <_svfiprintf_r+0x36>
 8007d74:	690b      	ldr	r3, [r1, #16]
 8007d76:	b973      	cbnz	r3, 8007d96 <_svfiprintf_r+0x36>
 8007d78:	2140      	movs	r1, #64	@ 0x40
 8007d7a:	f7ff fb8f 	bl	800749c <_malloc_r>
 8007d7e:	6028      	str	r0, [r5, #0]
 8007d80:	6128      	str	r0, [r5, #16]
 8007d82:	b930      	cbnz	r0, 8007d92 <_svfiprintf_r+0x32>
 8007d84:	230c      	movs	r3, #12
 8007d86:	603b      	str	r3, [r7, #0]
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	b01d      	add	sp, #116	@ 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	2340      	movs	r3, #64	@ 0x40
 8007d94:	616b      	str	r3, [r5, #20]
 8007d96:	2300      	movs	r3, #0
 8007d98:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d9a:	2320      	movs	r3, #32
 8007d9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007da4:	2330      	movs	r3, #48	@ 0x30
 8007da6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007f44 <_svfiprintf_r+0x1e4>
 8007daa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dae:	f04f 0901 	mov.w	r9, #1
 8007db2:	4623      	mov	r3, r4
 8007db4:	469a      	mov	sl, r3
 8007db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dba:	b10a      	cbz	r2, 8007dc0 <_svfiprintf_r+0x60>
 8007dbc:	2a25      	cmp	r2, #37	@ 0x25
 8007dbe:	d1f9      	bne.n	8007db4 <_svfiprintf_r+0x54>
 8007dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8007dc4:	d00b      	beq.n	8007dde <_svfiprintf_r+0x7e>
 8007dc6:	465b      	mov	r3, fp
 8007dc8:	4622      	mov	r2, r4
 8007dca:	4629      	mov	r1, r5
 8007dcc:	4638      	mov	r0, r7
 8007dce:	f7ff ff6b 	bl	8007ca8 <__ssputs_r>
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f000 80a7 	beq.w	8007f26 <_svfiprintf_r+0x1c6>
 8007dd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dda:	445a      	add	r2, fp
 8007ddc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007dde:	f89a 3000 	ldrb.w	r3, [sl]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 809f 	beq.w	8007f26 <_svfiprintf_r+0x1c6>
 8007de8:	2300      	movs	r3, #0
 8007dea:	f04f 32ff 	mov.w	r2, #4294967295
 8007dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007df2:	f10a 0a01 	add.w	sl, sl, #1
 8007df6:	9304      	str	r3, [sp, #16]
 8007df8:	9307      	str	r3, [sp, #28]
 8007dfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e00:	4654      	mov	r4, sl
 8007e02:	2205      	movs	r2, #5
 8007e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e08:	484e      	ldr	r0, [pc, #312]	@ (8007f44 <_svfiprintf_r+0x1e4>)
 8007e0a:	f7f8 fa19 	bl	8000240 <memchr>
 8007e0e:	9a04      	ldr	r2, [sp, #16]
 8007e10:	b9d8      	cbnz	r0, 8007e4a <_svfiprintf_r+0xea>
 8007e12:	06d0      	lsls	r0, r2, #27
 8007e14:	bf44      	itt	mi
 8007e16:	2320      	movmi	r3, #32
 8007e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e1c:	0711      	lsls	r1, r2, #28
 8007e1e:	bf44      	itt	mi
 8007e20:	232b      	movmi	r3, #43	@ 0x2b
 8007e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e26:	f89a 3000 	ldrb.w	r3, [sl]
 8007e2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e2c:	d015      	beq.n	8007e5a <_svfiprintf_r+0xfa>
 8007e2e:	9a07      	ldr	r2, [sp, #28]
 8007e30:	4654      	mov	r4, sl
 8007e32:	2000      	movs	r0, #0
 8007e34:	f04f 0c0a 	mov.w	ip, #10
 8007e38:	4621      	mov	r1, r4
 8007e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e3e:	3b30      	subs	r3, #48	@ 0x30
 8007e40:	2b09      	cmp	r3, #9
 8007e42:	d94b      	bls.n	8007edc <_svfiprintf_r+0x17c>
 8007e44:	b1b0      	cbz	r0, 8007e74 <_svfiprintf_r+0x114>
 8007e46:	9207      	str	r2, [sp, #28]
 8007e48:	e014      	b.n	8007e74 <_svfiprintf_r+0x114>
 8007e4a:	eba0 0308 	sub.w	r3, r0, r8
 8007e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8007e52:	4313      	orrs	r3, r2
 8007e54:	9304      	str	r3, [sp, #16]
 8007e56:	46a2      	mov	sl, r4
 8007e58:	e7d2      	b.n	8007e00 <_svfiprintf_r+0xa0>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	1d19      	adds	r1, r3, #4
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	9103      	str	r1, [sp, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	bfbb      	ittet	lt
 8007e66:	425b      	neglt	r3, r3
 8007e68:	f042 0202 	orrlt.w	r2, r2, #2
 8007e6c:	9307      	strge	r3, [sp, #28]
 8007e6e:	9307      	strlt	r3, [sp, #28]
 8007e70:	bfb8      	it	lt
 8007e72:	9204      	strlt	r2, [sp, #16]
 8007e74:	7823      	ldrb	r3, [r4, #0]
 8007e76:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e78:	d10a      	bne.n	8007e90 <_svfiprintf_r+0x130>
 8007e7a:	7863      	ldrb	r3, [r4, #1]
 8007e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e7e:	d132      	bne.n	8007ee6 <_svfiprintf_r+0x186>
 8007e80:	9b03      	ldr	r3, [sp, #12]
 8007e82:	1d1a      	adds	r2, r3, #4
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	9203      	str	r2, [sp, #12]
 8007e88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e8c:	3402      	adds	r4, #2
 8007e8e:	9305      	str	r3, [sp, #20]
 8007e90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f54 <_svfiprintf_r+0x1f4>
 8007e94:	7821      	ldrb	r1, [r4, #0]
 8007e96:	2203      	movs	r2, #3
 8007e98:	4650      	mov	r0, sl
 8007e9a:	f7f8 f9d1 	bl	8000240 <memchr>
 8007e9e:	b138      	cbz	r0, 8007eb0 <_svfiprintf_r+0x150>
 8007ea0:	9b04      	ldr	r3, [sp, #16]
 8007ea2:	eba0 000a 	sub.w	r0, r0, sl
 8007ea6:	2240      	movs	r2, #64	@ 0x40
 8007ea8:	4082      	lsls	r2, r0
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	3401      	adds	r4, #1
 8007eae:	9304      	str	r3, [sp, #16]
 8007eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb4:	4824      	ldr	r0, [pc, #144]	@ (8007f48 <_svfiprintf_r+0x1e8>)
 8007eb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007eba:	2206      	movs	r2, #6
 8007ebc:	f7f8 f9c0 	bl	8000240 <memchr>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d036      	beq.n	8007f32 <_svfiprintf_r+0x1d2>
 8007ec4:	4b21      	ldr	r3, [pc, #132]	@ (8007f4c <_svfiprintf_r+0x1ec>)
 8007ec6:	bb1b      	cbnz	r3, 8007f10 <_svfiprintf_r+0x1b0>
 8007ec8:	9b03      	ldr	r3, [sp, #12]
 8007eca:	3307      	adds	r3, #7
 8007ecc:	f023 0307 	bic.w	r3, r3, #7
 8007ed0:	3308      	adds	r3, #8
 8007ed2:	9303      	str	r3, [sp, #12]
 8007ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed6:	4433      	add	r3, r6
 8007ed8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eda:	e76a      	b.n	8007db2 <_svfiprintf_r+0x52>
 8007edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	2001      	movs	r0, #1
 8007ee4:	e7a8      	b.n	8007e38 <_svfiprintf_r+0xd8>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	3401      	adds	r4, #1
 8007eea:	9305      	str	r3, [sp, #20]
 8007eec:	4619      	mov	r1, r3
 8007eee:	f04f 0c0a 	mov.w	ip, #10
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ef8:	3a30      	subs	r2, #48	@ 0x30
 8007efa:	2a09      	cmp	r2, #9
 8007efc:	d903      	bls.n	8007f06 <_svfiprintf_r+0x1a6>
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d0c6      	beq.n	8007e90 <_svfiprintf_r+0x130>
 8007f02:	9105      	str	r1, [sp, #20]
 8007f04:	e7c4      	b.n	8007e90 <_svfiprintf_r+0x130>
 8007f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e7f0      	b.n	8007ef2 <_svfiprintf_r+0x192>
 8007f10:	ab03      	add	r3, sp, #12
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	462a      	mov	r2, r5
 8007f16:	4b0e      	ldr	r3, [pc, #56]	@ (8007f50 <_svfiprintf_r+0x1f0>)
 8007f18:	a904      	add	r1, sp, #16
 8007f1a:	4638      	mov	r0, r7
 8007f1c:	f7fd ff00 	bl	8005d20 <_printf_float>
 8007f20:	1c42      	adds	r2, r0, #1
 8007f22:	4606      	mov	r6, r0
 8007f24:	d1d6      	bne.n	8007ed4 <_svfiprintf_r+0x174>
 8007f26:	89ab      	ldrh	r3, [r5, #12]
 8007f28:	065b      	lsls	r3, r3, #25
 8007f2a:	f53f af2d 	bmi.w	8007d88 <_svfiprintf_r+0x28>
 8007f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f30:	e72c      	b.n	8007d8c <_svfiprintf_r+0x2c>
 8007f32:	ab03      	add	r3, sp, #12
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	462a      	mov	r2, r5
 8007f38:	4b05      	ldr	r3, [pc, #20]	@ (8007f50 <_svfiprintf_r+0x1f0>)
 8007f3a:	a904      	add	r1, sp, #16
 8007f3c:	4638      	mov	r0, r7
 8007f3e:	f7fe f977 	bl	8006230 <_printf_i>
 8007f42:	e7ed      	b.n	8007f20 <_svfiprintf_r+0x1c0>
 8007f44:	08077512 	.word	0x08077512
 8007f48:	0807751c 	.word	0x0807751c
 8007f4c:	08005d21 	.word	0x08005d21
 8007f50:	08007ca9 	.word	0x08007ca9
 8007f54:	08077518 	.word	0x08077518

08007f58 <__sflush_r>:
 8007f58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f60:	0716      	lsls	r6, r2, #28
 8007f62:	4605      	mov	r5, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	d454      	bmi.n	8008012 <__sflush_r+0xba>
 8007f68:	684b      	ldr	r3, [r1, #4]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	dc02      	bgt.n	8007f74 <__sflush_r+0x1c>
 8007f6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dd48      	ble.n	8008006 <__sflush_r+0xae>
 8007f74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f76:	2e00      	cmp	r6, #0
 8007f78:	d045      	beq.n	8008006 <__sflush_r+0xae>
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f80:	682f      	ldr	r7, [r5, #0]
 8007f82:	6a21      	ldr	r1, [r4, #32]
 8007f84:	602b      	str	r3, [r5, #0]
 8007f86:	d030      	beq.n	8007fea <__sflush_r+0x92>
 8007f88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	0759      	lsls	r1, r3, #29
 8007f8e:	d505      	bpl.n	8007f9c <__sflush_r+0x44>
 8007f90:	6863      	ldr	r3, [r4, #4]
 8007f92:	1ad2      	subs	r2, r2, r3
 8007f94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f96:	b10b      	cbz	r3, 8007f9c <__sflush_r+0x44>
 8007f98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f9a:	1ad2      	subs	r2, r2, r3
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fa0:	6a21      	ldr	r1, [r4, #32]
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	47b0      	blx	r6
 8007fa6:	1c43      	adds	r3, r0, #1
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	d106      	bne.n	8007fba <__sflush_r+0x62>
 8007fac:	6829      	ldr	r1, [r5, #0]
 8007fae:	291d      	cmp	r1, #29
 8007fb0:	d82b      	bhi.n	800800a <__sflush_r+0xb2>
 8007fb2:	4a2a      	ldr	r2, [pc, #168]	@ (800805c <__sflush_r+0x104>)
 8007fb4:	40ca      	lsrs	r2, r1
 8007fb6:	07d6      	lsls	r6, r2, #31
 8007fb8:	d527      	bpl.n	800800a <__sflush_r+0xb2>
 8007fba:	2200      	movs	r2, #0
 8007fbc:	6062      	str	r2, [r4, #4]
 8007fbe:	04d9      	lsls	r1, r3, #19
 8007fc0:	6922      	ldr	r2, [r4, #16]
 8007fc2:	6022      	str	r2, [r4, #0]
 8007fc4:	d504      	bpl.n	8007fd0 <__sflush_r+0x78>
 8007fc6:	1c42      	adds	r2, r0, #1
 8007fc8:	d101      	bne.n	8007fce <__sflush_r+0x76>
 8007fca:	682b      	ldr	r3, [r5, #0]
 8007fcc:	b903      	cbnz	r3, 8007fd0 <__sflush_r+0x78>
 8007fce:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fd2:	602f      	str	r7, [r5, #0]
 8007fd4:	b1b9      	cbz	r1, 8008006 <__sflush_r+0xae>
 8007fd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fda:	4299      	cmp	r1, r3
 8007fdc:	d002      	beq.n	8007fe4 <__sflush_r+0x8c>
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f7ff f9e8 	bl	80073b4 <_free_r>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fe8:	e00d      	b.n	8008006 <__sflush_r+0xae>
 8007fea:	2301      	movs	r3, #1
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b0      	blx	r6
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	1c50      	adds	r0, r2, #1
 8007ff4:	d1c9      	bne.n	8007f8a <__sflush_r+0x32>
 8007ff6:	682b      	ldr	r3, [r5, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d0c6      	beq.n	8007f8a <__sflush_r+0x32>
 8007ffc:	2b1d      	cmp	r3, #29
 8007ffe:	d001      	beq.n	8008004 <__sflush_r+0xac>
 8008000:	2b16      	cmp	r3, #22
 8008002:	d11e      	bne.n	8008042 <__sflush_r+0xea>
 8008004:	602f      	str	r7, [r5, #0]
 8008006:	2000      	movs	r0, #0
 8008008:	e022      	b.n	8008050 <__sflush_r+0xf8>
 800800a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800800e:	b21b      	sxth	r3, r3
 8008010:	e01b      	b.n	800804a <__sflush_r+0xf2>
 8008012:	690f      	ldr	r7, [r1, #16]
 8008014:	2f00      	cmp	r7, #0
 8008016:	d0f6      	beq.n	8008006 <__sflush_r+0xae>
 8008018:	0793      	lsls	r3, r2, #30
 800801a:	680e      	ldr	r6, [r1, #0]
 800801c:	bf08      	it	eq
 800801e:	694b      	ldreq	r3, [r1, #20]
 8008020:	600f      	str	r7, [r1, #0]
 8008022:	bf18      	it	ne
 8008024:	2300      	movne	r3, #0
 8008026:	eba6 0807 	sub.w	r8, r6, r7
 800802a:	608b      	str	r3, [r1, #8]
 800802c:	f1b8 0f00 	cmp.w	r8, #0
 8008030:	dde9      	ble.n	8008006 <__sflush_r+0xae>
 8008032:	6a21      	ldr	r1, [r4, #32]
 8008034:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008036:	4643      	mov	r3, r8
 8008038:	463a      	mov	r2, r7
 800803a:	4628      	mov	r0, r5
 800803c:	47b0      	blx	r6
 800803e:	2800      	cmp	r0, #0
 8008040:	dc08      	bgt.n	8008054 <__sflush_r+0xfc>
 8008042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800804a:	81a3      	strh	r3, [r4, #12]
 800804c:	f04f 30ff 	mov.w	r0, #4294967295
 8008050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008054:	4407      	add	r7, r0
 8008056:	eba8 0800 	sub.w	r8, r8, r0
 800805a:	e7e7      	b.n	800802c <__sflush_r+0xd4>
 800805c:	20400001 	.word	0x20400001

08008060 <_fflush_r>:
 8008060:	b538      	push	{r3, r4, r5, lr}
 8008062:	690b      	ldr	r3, [r1, #16]
 8008064:	4605      	mov	r5, r0
 8008066:	460c      	mov	r4, r1
 8008068:	b913      	cbnz	r3, 8008070 <_fflush_r+0x10>
 800806a:	2500      	movs	r5, #0
 800806c:	4628      	mov	r0, r5
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	b118      	cbz	r0, 800807a <_fflush_r+0x1a>
 8008072:	6a03      	ldr	r3, [r0, #32]
 8008074:	b90b      	cbnz	r3, 800807a <_fflush_r+0x1a>
 8008076:	f7fe fa85 	bl	8006584 <__sinit>
 800807a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d0f3      	beq.n	800806a <_fflush_r+0xa>
 8008082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008084:	07d0      	lsls	r0, r2, #31
 8008086:	d404      	bmi.n	8008092 <_fflush_r+0x32>
 8008088:	0599      	lsls	r1, r3, #22
 800808a:	d402      	bmi.n	8008092 <_fflush_r+0x32>
 800808c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800808e:	f7fe fba6 	bl	80067de <__retarget_lock_acquire_recursive>
 8008092:	4628      	mov	r0, r5
 8008094:	4621      	mov	r1, r4
 8008096:	f7ff ff5f 	bl	8007f58 <__sflush_r>
 800809a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800809c:	07da      	lsls	r2, r3, #31
 800809e:	4605      	mov	r5, r0
 80080a0:	d4e4      	bmi.n	800806c <_fflush_r+0xc>
 80080a2:	89a3      	ldrh	r3, [r4, #12]
 80080a4:	059b      	lsls	r3, r3, #22
 80080a6:	d4e1      	bmi.n	800806c <_fflush_r+0xc>
 80080a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080aa:	f7fe fb99 	bl	80067e0 <__retarget_lock_release_recursive>
 80080ae:	e7dd      	b.n	800806c <_fflush_r+0xc>

080080b0 <memmove>:
 80080b0:	4288      	cmp	r0, r1
 80080b2:	b510      	push	{r4, lr}
 80080b4:	eb01 0402 	add.w	r4, r1, r2
 80080b8:	d902      	bls.n	80080c0 <memmove+0x10>
 80080ba:	4284      	cmp	r4, r0
 80080bc:	4623      	mov	r3, r4
 80080be:	d807      	bhi.n	80080d0 <memmove+0x20>
 80080c0:	1e43      	subs	r3, r0, #1
 80080c2:	42a1      	cmp	r1, r4
 80080c4:	d008      	beq.n	80080d8 <memmove+0x28>
 80080c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080ce:	e7f8      	b.n	80080c2 <memmove+0x12>
 80080d0:	4402      	add	r2, r0
 80080d2:	4601      	mov	r1, r0
 80080d4:	428a      	cmp	r2, r1
 80080d6:	d100      	bne.n	80080da <memmove+0x2a>
 80080d8:	bd10      	pop	{r4, pc}
 80080da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080e2:	e7f7      	b.n	80080d4 <memmove+0x24>

080080e4 <_sbrk_r>:
 80080e4:	b538      	push	{r3, r4, r5, lr}
 80080e6:	4d06      	ldr	r5, [pc, #24]	@ (8008100 <_sbrk_r+0x1c>)
 80080e8:	2300      	movs	r3, #0
 80080ea:	4604      	mov	r4, r0
 80080ec:	4608      	mov	r0, r1
 80080ee:	602b      	str	r3, [r5, #0]
 80080f0:	f7f9 f8c6 	bl	8001280 <_sbrk>
 80080f4:	1c43      	adds	r3, r0, #1
 80080f6:	d102      	bne.n	80080fe <_sbrk_r+0x1a>
 80080f8:	682b      	ldr	r3, [r5, #0]
 80080fa:	b103      	cbz	r3, 80080fe <_sbrk_r+0x1a>
 80080fc:	6023      	str	r3, [r4, #0]
 80080fe:	bd38      	pop	{r3, r4, r5, pc}
 8008100:	200005fc 	.word	0x200005fc

08008104 <memcpy>:
 8008104:	440a      	add	r2, r1
 8008106:	4291      	cmp	r1, r2
 8008108:	f100 33ff 	add.w	r3, r0, #4294967295
 800810c:	d100      	bne.n	8008110 <memcpy+0xc>
 800810e:	4770      	bx	lr
 8008110:	b510      	push	{r4, lr}
 8008112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008116:	f803 4f01 	strb.w	r4, [r3, #1]!
 800811a:	4291      	cmp	r1, r2
 800811c:	d1f9      	bne.n	8008112 <memcpy+0xe>
 800811e:	bd10      	pop	{r4, pc}

08008120 <__assert_func>:
 8008120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008122:	4614      	mov	r4, r2
 8008124:	461a      	mov	r2, r3
 8008126:	4b09      	ldr	r3, [pc, #36]	@ (800814c <__assert_func+0x2c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4605      	mov	r5, r0
 800812c:	68d8      	ldr	r0, [r3, #12]
 800812e:	b14c      	cbz	r4, 8008144 <__assert_func+0x24>
 8008130:	4b07      	ldr	r3, [pc, #28]	@ (8008150 <__assert_func+0x30>)
 8008132:	9100      	str	r1, [sp, #0]
 8008134:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008138:	4906      	ldr	r1, [pc, #24]	@ (8008154 <__assert_func+0x34>)
 800813a:	462b      	mov	r3, r5
 800813c:	f000 f870 	bl	8008220 <fiprintf>
 8008140:	f000 f880 	bl	8008244 <abort>
 8008144:	4b04      	ldr	r3, [pc, #16]	@ (8008158 <__assert_func+0x38>)
 8008146:	461c      	mov	r4, r3
 8008148:	e7f3      	b.n	8008132 <__assert_func+0x12>
 800814a:	bf00      	nop
 800814c:	20000038 	.word	0x20000038
 8008150:	0807752d 	.word	0x0807752d
 8008154:	0807753a 	.word	0x0807753a
 8008158:	08077568 	.word	0x08077568

0800815c <_calloc_r>:
 800815c:	b570      	push	{r4, r5, r6, lr}
 800815e:	fba1 5402 	umull	r5, r4, r1, r2
 8008162:	b934      	cbnz	r4, 8008172 <_calloc_r+0x16>
 8008164:	4629      	mov	r1, r5
 8008166:	f7ff f999 	bl	800749c <_malloc_r>
 800816a:	4606      	mov	r6, r0
 800816c:	b928      	cbnz	r0, 800817a <_calloc_r+0x1e>
 800816e:	4630      	mov	r0, r6
 8008170:	bd70      	pop	{r4, r5, r6, pc}
 8008172:	220c      	movs	r2, #12
 8008174:	6002      	str	r2, [r0, #0]
 8008176:	2600      	movs	r6, #0
 8008178:	e7f9      	b.n	800816e <_calloc_r+0x12>
 800817a:	462a      	mov	r2, r5
 800817c:	4621      	mov	r1, r4
 800817e:	f7fe fab0 	bl	80066e2 <memset>
 8008182:	e7f4      	b.n	800816e <_calloc_r+0x12>

08008184 <__ascii_mbtowc>:
 8008184:	b082      	sub	sp, #8
 8008186:	b901      	cbnz	r1, 800818a <__ascii_mbtowc+0x6>
 8008188:	a901      	add	r1, sp, #4
 800818a:	b142      	cbz	r2, 800819e <__ascii_mbtowc+0x1a>
 800818c:	b14b      	cbz	r3, 80081a2 <__ascii_mbtowc+0x1e>
 800818e:	7813      	ldrb	r3, [r2, #0]
 8008190:	600b      	str	r3, [r1, #0]
 8008192:	7812      	ldrb	r2, [r2, #0]
 8008194:	1e10      	subs	r0, r2, #0
 8008196:	bf18      	it	ne
 8008198:	2001      	movne	r0, #1
 800819a:	b002      	add	sp, #8
 800819c:	4770      	bx	lr
 800819e:	4610      	mov	r0, r2
 80081a0:	e7fb      	b.n	800819a <__ascii_mbtowc+0x16>
 80081a2:	f06f 0001 	mvn.w	r0, #1
 80081a6:	e7f8      	b.n	800819a <__ascii_mbtowc+0x16>

080081a8 <_realloc_r>:
 80081a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ac:	4607      	mov	r7, r0
 80081ae:	4614      	mov	r4, r2
 80081b0:	460d      	mov	r5, r1
 80081b2:	b921      	cbnz	r1, 80081be <_realloc_r+0x16>
 80081b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b8:	4611      	mov	r1, r2
 80081ba:	f7ff b96f 	b.w	800749c <_malloc_r>
 80081be:	b92a      	cbnz	r2, 80081cc <_realloc_r+0x24>
 80081c0:	f7ff f8f8 	bl	80073b4 <_free_r>
 80081c4:	4625      	mov	r5, r4
 80081c6:	4628      	mov	r0, r5
 80081c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081cc:	f000 f841 	bl	8008252 <_malloc_usable_size_r>
 80081d0:	4284      	cmp	r4, r0
 80081d2:	4606      	mov	r6, r0
 80081d4:	d802      	bhi.n	80081dc <_realloc_r+0x34>
 80081d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80081da:	d8f4      	bhi.n	80081c6 <_realloc_r+0x1e>
 80081dc:	4621      	mov	r1, r4
 80081de:	4638      	mov	r0, r7
 80081e0:	f7ff f95c 	bl	800749c <_malloc_r>
 80081e4:	4680      	mov	r8, r0
 80081e6:	b908      	cbnz	r0, 80081ec <_realloc_r+0x44>
 80081e8:	4645      	mov	r5, r8
 80081ea:	e7ec      	b.n	80081c6 <_realloc_r+0x1e>
 80081ec:	42b4      	cmp	r4, r6
 80081ee:	4622      	mov	r2, r4
 80081f0:	4629      	mov	r1, r5
 80081f2:	bf28      	it	cs
 80081f4:	4632      	movcs	r2, r6
 80081f6:	f7ff ff85 	bl	8008104 <memcpy>
 80081fa:	4629      	mov	r1, r5
 80081fc:	4638      	mov	r0, r7
 80081fe:	f7ff f8d9 	bl	80073b4 <_free_r>
 8008202:	e7f1      	b.n	80081e8 <_realloc_r+0x40>

08008204 <__ascii_wctomb>:
 8008204:	4603      	mov	r3, r0
 8008206:	4608      	mov	r0, r1
 8008208:	b141      	cbz	r1, 800821c <__ascii_wctomb+0x18>
 800820a:	2aff      	cmp	r2, #255	@ 0xff
 800820c:	d904      	bls.n	8008218 <__ascii_wctomb+0x14>
 800820e:	228a      	movs	r2, #138	@ 0x8a
 8008210:	601a      	str	r2, [r3, #0]
 8008212:	f04f 30ff 	mov.w	r0, #4294967295
 8008216:	4770      	bx	lr
 8008218:	700a      	strb	r2, [r1, #0]
 800821a:	2001      	movs	r0, #1
 800821c:	4770      	bx	lr
	...

08008220 <fiprintf>:
 8008220:	b40e      	push	{r1, r2, r3}
 8008222:	b503      	push	{r0, r1, lr}
 8008224:	4601      	mov	r1, r0
 8008226:	ab03      	add	r3, sp, #12
 8008228:	4805      	ldr	r0, [pc, #20]	@ (8008240 <fiprintf+0x20>)
 800822a:	f853 2b04 	ldr.w	r2, [r3], #4
 800822e:	6800      	ldr	r0, [r0, #0]
 8008230:	9301      	str	r3, [sp, #4]
 8008232:	f000 f83f 	bl	80082b4 <_vfiprintf_r>
 8008236:	b002      	add	sp, #8
 8008238:	f85d eb04 	ldr.w	lr, [sp], #4
 800823c:	b003      	add	sp, #12
 800823e:	4770      	bx	lr
 8008240:	20000038 	.word	0x20000038

08008244 <abort>:
 8008244:	b508      	push	{r3, lr}
 8008246:	2006      	movs	r0, #6
 8008248:	f000 fa08 	bl	800865c <raise>
 800824c:	2001      	movs	r0, #1
 800824e:	f7f8 ff9f 	bl	8001190 <_exit>

08008252 <_malloc_usable_size_r>:
 8008252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008256:	1f18      	subs	r0, r3, #4
 8008258:	2b00      	cmp	r3, #0
 800825a:	bfbc      	itt	lt
 800825c:	580b      	ldrlt	r3, [r1, r0]
 800825e:	18c0      	addlt	r0, r0, r3
 8008260:	4770      	bx	lr

08008262 <__sfputc_r>:
 8008262:	6893      	ldr	r3, [r2, #8]
 8008264:	3b01      	subs	r3, #1
 8008266:	2b00      	cmp	r3, #0
 8008268:	b410      	push	{r4}
 800826a:	6093      	str	r3, [r2, #8]
 800826c:	da08      	bge.n	8008280 <__sfputc_r+0x1e>
 800826e:	6994      	ldr	r4, [r2, #24]
 8008270:	42a3      	cmp	r3, r4
 8008272:	db01      	blt.n	8008278 <__sfputc_r+0x16>
 8008274:	290a      	cmp	r1, #10
 8008276:	d103      	bne.n	8008280 <__sfputc_r+0x1e>
 8008278:	f85d 4b04 	ldr.w	r4, [sp], #4
 800827c:	f000 b932 	b.w	80084e4 <__swbuf_r>
 8008280:	6813      	ldr	r3, [r2, #0]
 8008282:	1c58      	adds	r0, r3, #1
 8008284:	6010      	str	r0, [r2, #0]
 8008286:	7019      	strb	r1, [r3, #0]
 8008288:	4608      	mov	r0, r1
 800828a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800828e:	4770      	bx	lr

08008290 <__sfputs_r>:
 8008290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008292:	4606      	mov	r6, r0
 8008294:	460f      	mov	r7, r1
 8008296:	4614      	mov	r4, r2
 8008298:	18d5      	adds	r5, r2, r3
 800829a:	42ac      	cmp	r4, r5
 800829c:	d101      	bne.n	80082a2 <__sfputs_r+0x12>
 800829e:	2000      	movs	r0, #0
 80082a0:	e007      	b.n	80082b2 <__sfputs_r+0x22>
 80082a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a6:	463a      	mov	r2, r7
 80082a8:	4630      	mov	r0, r6
 80082aa:	f7ff ffda 	bl	8008262 <__sfputc_r>
 80082ae:	1c43      	adds	r3, r0, #1
 80082b0:	d1f3      	bne.n	800829a <__sfputs_r+0xa>
 80082b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082b4 <_vfiprintf_r>:
 80082b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b8:	460d      	mov	r5, r1
 80082ba:	b09d      	sub	sp, #116	@ 0x74
 80082bc:	4614      	mov	r4, r2
 80082be:	4698      	mov	r8, r3
 80082c0:	4606      	mov	r6, r0
 80082c2:	b118      	cbz	r0, 80082cc <_vfiprintf_r+0x18>
 80082c4:	6a03      	ldr	r3, [r0, #32]
 80082c6:	b90b      	cbnz	r3, 80082cc <_vfiprintf_r+0x18>
 80082c8:	f7fe f95c 	bl	8006584 <__sinit>
 80082cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082ce:	07d9      	lsls	r1, r3, #31
 80082d0:	d405      	bmi.n	80082de <_vfiprintf_r+0x2a>
 80082d2:	89ab      	ldrh	r3, [r5, #12]
 80082d4:	059a      	lsls	r2, r3, #22
 80082d6:	d402      	bmi.n	80082de <_vfiprintf_r+0x2a>
 80082d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082da:	f7fe fa80 	bl	80067de <__retarget_lock_acquire_recursive>
 80082de:	89ab      	ldrh	r3, [r5, #12]
 80082e0:	071b      	lsls	r3, r3, #28
 80082e2:	d501      	bpl.n	80082e8 <_vfiprintf_r+0x34>
 80082e4:	692b      	ldr	r3, [r5, #16]
 80082e6:	b99b      	cbnz	r3, 8008310 <_vfiprintf_r+0x5c>
 80082e8:	4629      	mov	r1, r5
 80082ea:	4630      	mov	r0, r6
 80082ec:	f000 f938 	bl	8008560 <__swsetup_r>
 80082f0:	b170      	cbz	r0, 8008310 <_vfiprintf_r+0x5c>
 80082f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082f4:	07dc      	lsls	r4, r3, #31
 80082f6:	d504      	bpl.n	8008302 <_vfiprintf_r+0x4e>
 80082f8:	f04f 30ff 	mov.w	r0, #4294967295
 80082fc:	b01d      	add	sp, #116	@ 0x74
 80082fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008302:	89ab      	ldrh	r3, [r5, #12]
 8008304:	0598      	lsls	r0, r3, #22
 8008306:	d4f7      	bmi.n	80082f8 <_vfiprintf_r+0x44>
 8008308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800830a:	f7fe fa69 	bl	80067e0 <__retarget_lock_release_recursive>
 800830e:	e7f3      	b.n	80082f8 <_vfiprintf_r+0x44>
 8008310:	2300      	movs	r3, #0
 8008312:	9309      	str	r3, [sp, #36]	@ 0x24
 8008314:	2320      	movs	r3, #32
 8008316:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800831a:	f8cd 800c 	str.w	r8, [sp, #12]
 800831e:	2330      	movs	r3, #48	@ 0x30
 8008320:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80084d0 <_vfiprintf_r+0x21c>
 8008324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008328:	f04f 0901 	mov.w	r9, #1
 800832c:	4623      	mov	r3, r4
 800832e:	469a      	mov	sl, r3
 8008330:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008334:	b10a      	cbz	r2, 800833a <_vfiprintf_r+0x86>
 8008336:	2a25      	cmp	r2, #37	@ 0x25
 8008338:	d1f9      	bne.n	800832e <_vfiprintf_r+0x7a>
 800833a:	ebba 0b04 	subs.w	fp, sl, r4
 800833e:	d00b      	beq.n	8008358 <_vfiprintf_r+0xa4>
 8008340:	465b      	mov	r3, fp
 8008342:	4622      	mov	r2, r4
 8008344:	4629      	mov	r1, r5
 8008346:	4630      	mov	r0, r6
 8008348:	f7ff ffa2 	bl	8008290 <__sfputs_r>
 800834c:	3001      	adds	r0, #1
 800834e:	f000 80a7 	beq.w	80084a0 <_vfiprintf_r+0x1ec>
 8008352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008354:	445a      	add	r2, fp
 8008356:	9209      	str	r2, [sp, #36]	@ 0x24
 8008358:	f89a 3000 	ldrb.w	r3, [sl]
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 809f 	beq.w	80084a0 <_vfiprintf_r+0x1ec>
 8008362:	2300      	movs	r3, #0
 8008364:	f04f 32ff 	mov.w	r2, #4294967295
 8008368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800836c:	f10a 0a01 	add.w	sl, sl, #1
 8008370:	9304      	str	r3, [sp, #16]
 8008372:	9307      	str	r3, [sp, #28]
 8008374:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008378:	931a      	str	r3, [sp, #104]	@ 0x68
 800837a:	4654      	mov	r4, sl
 800837c:	2205      	movs	r2, #5
 800837e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008382:	4853      	ldr	r0, [pc, #332]	@ (80084d0 <_vfiprintf_r+0x21c>)
 8008384:	f7f7 ff5c 	bl	8000240 <memchr>
 8008388:	9a04      	ldr	r2, [sp, #16]
 800838a:	b9d8      	cbnz	r0, 80083c4 <_vfiprintf_r+0x110>
 800838c:	06d1      	lsls	r1, r2, #27
 800838e:	bf44      	itt	mi
 8008390:	2320      	movmi	r3, #32
 8008392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008396:	0713      	lsls	r3, r2, #28
 8008398:	bf44      	itt	mi
 800839a:	232b      	movmi	r3, #43	@ 0x2b
 800839c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083a0:	f89a 3000 	ldrb.w	r3, [sl]
 80083a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80083a6:	d015      	beq.n	80083d4 <_vfiprintf_r+0x120>
 80083a8:	9a07      	ldr	r2, [sp, #28]
 80083aa:	4654      	mov	r4, sl
 80083ac:	2000      	movs	r0, #0
 80083ae:	f04f 0c0a 	mov.w	ip, #10
 80083b2:	4621      	mov	r1, r4
 80083b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083b8:	3b30      	subs	r3, #48	@ 0x30
 80083ba:	2b09      	cmp	r3, #9
 80083bc:	d94b      	bls.n	8008456 <_vfiprintf_r+0x1a2>
 80083be:	b1b0      	cbz	r0, 80083ee <_vfiprintf_r+0x13a>
 80083c0:	9207      	str	r2, [sp, #28]
 80083c2:	e014      	b.n	80083ee <_vfiprintf_r+0x13a>
 80083c4:	eba0 0308 	sub.w	r3, r0, r8
 80083c8:	fa09 f303 	lsl.w	r3, r9, r3
 80083cc:	4313      	orrs	r3, r2
 80083ce:	9304      	str	r3, [sp, #16]
 80083d0:	46a2      	mov	sl, r4
 80083d2:	e7d2      	b.n	800837a <_vfiprintf_r+0xc6>
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	1d19      	adds	r1, r3, #4
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	9103      	str	r1, [sp, #12]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	bfbb      	ittet	lt
 80083e0:	425b      	neglt	r3, r3
 80083e2:	f042 0202 	orrlt.w	r2, r2, #2
 80083e6:	9307      	strge	r3, [sp, #28]
 80083e8:	9307      	strlt	r3, [sp, #28]
 80083ea:	bfb8      	it	lt
 80083ec:	9204      	strlt	r2, [sp, #16]
 80083ee:	7823      	ldrb	r3, [r4, #0]
 80083f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80083f2:	d10a      	bne.n	800840a <_vfiprintf_r+0x156>
 80083f4:	7863      	ldrb	r3, [r4, #1]
 80083f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80083f8:	d132      	bne.n	8008460 <_vfiprintf_r+0x1ac>
 80083fa:	9b03      	ldr	r3, [sp, #12]
 80083fc:	1d1a      	adds	r2, r3, #4
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	9203      	str	r2, [sp, #12]
 8008402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008406:	3402      	adds	r4, #2
 8008408:	9305      	str	r3, [sp, #20]
 800840a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80084e0 <_vfiprintf_r+0x22c>
 800840e:	7821      	ldrb	r1, [r4, #0]
 8008410:	2203      	movs	r2, #3
 8008412:	4650      	mov	r0, sl
 8008414:	f7f7 ff14 	bl	8000240 <memchr>
 8008418:	b138      	cbz	r0, 800842a <_vfiprintf_r+0x176>
 800841a:	9b04      	ldr	r3, [sp, #16]
 800841c:	eba0 000a 	sub.w	r0, r0, sl
 8008420:	2240      	movs	r2, #64	@ 0x40
 8008422:	4082      	lsls	r2, r0
 8008424:	4313      	orrs	r3, r2
 8008426:	3401      	adds	r4, #1
 8008428:	9304      	str	r3, [sp, #16]
 800842a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800842e:	4829      	ldr	r0, [pc, #164]	@ (80084d4 <_vfiprintf_r+0x220>)
 8008430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008434:	2206      	movs	r2, #6
 8008436:	f7f7 ff03 	bl	8000240 <memchr>
 800843a:	2800      	cmp	r0, #0
 800843c:	d03f      	beq.n	80084be <_vfiprintf_r+0x20a>
 800843e:	4b26      	ldr	r3, [pc, #152]	@ (80084d8 <_vfiprintf_r+0x224>)
 8008440:	bb1b      	cbnz	r3, 800848a <_vfiprintf_r+0x1d6>
 8008442:	9b03      	ldr	r3, [sp, #12]
 8008444:	3307      	adds	r3, #7
 8008446:	f023 0307 	bic.w	r3, r3, #7
 800844a:	3308      	adds	r3, #8
 800844c:	9303      	str	r3, [sp, #12]
 800844e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008450:	443b      	add	r3, r7
 8008452:	9309      	str	r3, [sp, #36]	@ 0x24
 8008454:	e76a      	b.n	800832c <_vfiprintf_r+0x78>
 8008456:	fb0c 3202 	mla	r2, ip, r2, r3
 800845a:	460c      	mov	r4, r1
 800845c:	2001      	movs	r0, #1
 800845e:	e7a8      	b.n	80083b2 <_vfiprintf_r+0xfe>
 8008460:	2300      	movs	r3, #0
 8008462:	3401      	adds	r4, #1
 8008464:	9305      	str	r3, [sp, #20]
 8008466:	4619      	mov	r1, r3
 8008468:	f04f 0c0a 	mov.w	ip, #10
 800846c:	4620      	mov	r0, r4
 800846e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008472:	3a30      	subs	r2, #48	@ 0x30
 8008474:	2a09      	cmp	r2, #9
 8008476:	d903      	bls.n	8008480 <_vfiprintf_r+0x1cc>
 8008478:	2b00      	cmp	r3, #0
 800847a:	d0c6      	beq.n	800840a <_vfiprintf_r+0x156>
 800847c:	9105      	str	r1, [sp, #20]
 800847e:	e7c4      	b.n	800840a <_vfiprintf_r+0x156>
 8008480:	fb0c 2101 	mla	r1, ip, r1, r2
 8008484:	4604      	mov	r4, r0
 8008486:	2301      	movs	r3, #1
 8008488:	e7f0      	b.n	800846c <_vfiprintf_r+0x1b8>
 800848a:	ab03      	add	r3, sp, #12
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	462a      	mov	r2, r5
 8008490:	4b12      	ldr	r3, [pc, #72]	@ (80084dc <_vfiprintf_r+0x228>)
 8008492:	a904      	add	r1, sp, #16
 8008494:	4630      	mov	r0, r6
 8008496:	f7fd fc43 	bl	8005d20 <_printf_float>
 800849a:	4607      	mov	r7, r0
 800849c:	1c78      	adds	r0, r7, #1
 800849e:	d1d6      	bne.n	800844e <_vfiprintf_r+0x19a>
 80084a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084a2:	07d9      	lsls	r1, r3, #31
 80084a4:	d405      	bmi.n	80084b2 <_vfiprintf_r+0x1fe>
 80084a6:	89ab      	ldrh	r3, [r5, #12]
 80084a8:	059a      	lsls	r2, r3, #22
 80084aa:	d402      	bmi.n	80084b2 <_vfiprintf_r+0x1fe>
 80084ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ae:	f7fe f997 	bl	80067e0 <__retarget_lock_release_recursive>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	065b      	lsls	r3, r3, #25
 80084b6:	f53f af1f 	bmi.w	80082f8 <_vfiprintf_r+0x44>
 80084ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084bc:	e71e      	b.n	80082fc <_vfiprintf_r+0x48>
 80084be:	ab03      	add	r3, sp, #12
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	462a      	mov	r2, r5
 80084c4:	4b05      	ldr	r3, [pc, #20]	@ (80084dc <_vfiprintf_r+0x228>)
 80084c6:	a904      	add	r1, sp, #16
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7fd feb1 	bl	8006230 <_printf_i>
 80084ce:	e7e4      	b.n	800849a <_vfiprintf_r+0x1e6>
 80084d0:	08077512 	.word	0x08077512
 80084d4:	0807751c 	.word	0x0807751c
 80084d8:	08005d21 	.word	0x08005d21
 80084dc:	08008291 	.word	0x08008291
 80084e0:	08077518 	.word	0x08077518

080084e4 <__swbuf_r>:
 80084e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e6:	460e      	mov	r6, r1
 80084e8:	4614      	mov	r4, r2
 80084ea:	4605      	mov	r5, r0
 80084ec:	b118      	cbz	r0, 80084f6 <__swbuf_r+0x12>
 80084ee:	6a03      	ldr	r3, [r0, #32]
 80084f0:	b90b      	cbnz	r3, 80084f6 <__swbuf_r+0x12>
 80084f2:	f7fe f847 	bl	8006584 <__sinit>
 80084f6:	69a3      	ldr	r3, [r4, #24]
 80084f8:	60a3      	str	r3, [r4, #8]
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	071a      	lsls	r2, r3, #28
 80084fe:	d501      	bpl.n	8008504 <__swbuf_r+0x20>
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	b943      	cbnz	r3, 8008516 <__swbuf_r+0x32>
 8008504:	4621      	mov	r1, r4
 8008506:	4628      	mov	r0, r5
 8008508:	f000 f82a 	bl	8008560 <__swsetup_r>
 800850c:	b118      	cbz	r0, 8008516 <__swbuf_r+0x32>
 800850e:	f04f 37ff 	mov.w	r7, #4294967295
 8008512:	4638      	mov	r0, r7
 8008514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	6922      	ldr	r2, [r4, #16]
 800851a:	1a98      	subs	r0, r3, r2
 800851c:	6963      	ldr	r3, [r4, #20]
 800851e:	b2f6      	uxtb	r6, r6
 8008520:	4283      	cmp	r3, r0
 8008522:	4637      	mov	r7, r6
 8008524:	dc05      	bgt.n	8008532 <__swbuf_r+0x4e>
 8008526:	4621      	mov	r1, r4
 8008528:	4628      	mov	r0, r5
 800852a:	f7ff fd99 	bl	8008060 <_fflush_r>
 800852e:	2800      	cmp	r0, #0
 8008530:	d1ed      	bne.n	800850e <__swbuf_r+0x2a>
 8008532:	68a3      	ldr	r3, [r4, #8]
 8008534:	3b01      	subs	r3, #1
 8008536:	60a3      	str	r3, [r4, #8]
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	1c5a      	adds	r2, r3, #1
 800853c:	6022      	str	r2, [r4, #0]
 800853e:	701e      	strb	r6, [r3, #0]
 8008540:	6962      	ldr	r2, [r4, #20]
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	429a      	cmp	r2, r3
 8008546:	d004      	beq.n	8008552 <__swbuf_r+0x6e>
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	07db      	lsls	r3, r3, #31
 800854c:	d5e1      	bpl.n	8008512 <__swbuf_r+0x2e>
 800854e:	2e0a      	cmp	r6, #10
 8008550:	d1df      	bne.n	8008512 <__swbuf_r+0x2e>
 8008552:	4621      	mov	r1, r4
 8008554:	4628      	mov	r0, r5
 8008556:	f7ff fd83 	bl	8008060 <_fflush_r>
 800855a:	2800      	cmp	r0, #0
 800855c:	d0d9      	beq.n	8008512 <__swbuf_r+0x2e>
 800855e:	e7d6      	b.n	800850e <__swbuf_r+0x2a>

08008560 <__swsetup_r>:
 8008560:	b538      	push	{r3, r4, r5, lr}
 8008562:	4b29      	ldr	r3, [pc, #164]	@ (8008608 <__swsetup_r+0xa8>)
 8008564:	4605      	mov	r5, r0
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	460c      	mov	r4, r1
 800856a:	b118      	cbz	r0, 8008574 <__swsetup_r+0x14>
 800856c:	6a03      	ldr	r3, [r0, #32]
 800856e:	b90b      	cbnz	r3, 8008574 <__swsetup_r+0x14>
 8008570:	f7fe f808 	bl	8006584 <__sinit>
 8008574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008578:	0719      	lsls	r1, r3, #28
 800857a:	d422      	bmi.n	80085c2 <__swsetup_r+0x62>
 800857c:	06da      	lsls	r2, r3, #27
 800857e:	d407      	bmi.n	8008590 <__swsetup_r+0x30>
 8008580:	2209      	movs	r2, #9
 8008582:	602a      	str	r2, [r5, #0]
 8008584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	f04f 30ff 	mov.w	r0, #4294967295
 800858e:	e033      	b.n	80085f8 <__swsetup_r+0x98>
 8008590:	0758      	lsls	r0, r3, #29
 8008592:	d512      	bpl.n	80085ba <__swsetup_r+0x5a>
 8008594:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008596:	b141      	cbz	r1, 80085aa <__swsetup_r+0x4a>
 8008598:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800859c:	4299      	cmp	r1, r3
 800859e:	d002      	beq.n	80085a6 <__swsetup_r+0x46>
 80085a0:	4628      	mov	r0, r5
 80085a2:	f7fe ff07 	bl	80073b4 <_free_r>
 80085a6:	2300      	movs	r3, #0
 80085a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80085aa:	89a3      	ldrh	r3, [r4, #12]
 80085ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085b0:	81a3      	strh	r3, [r4, #12]
 80085b2:	2300      	movs	r3, #0
 80085b4:	6063      	str	r3, [r4, #4]
 80085b6:	6923      	ldr	r3, [r4, #16]
 80085b8:	6023      	str	r3, [r4, #0]
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	f043 0308 	orr.w	r3, r3, #8
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	b94b      	cbnz	r3, 80085da <__swsetup_r+0x7a>
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085d0:	d003      	beq.n	80085da <__swsetup_r+0x7a>
 80085d2:	4621      	mov	r1, r4
 80085d4:	4628      	mov	r0, r5
 80085d6:	f000 f883 	bl	80086e0 <__smakebuf_r>
 80085da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085de:	f013 0201 	ands.w	r2, r3, #1
 80085e2:	d00a      	beq.n	80085fa <__swsetup_r+0x9a>
 80085e4:	2200      	movs	r2, #0
 80085e6:	60a2      	str	r2, [r4, #8]
 80085e8:	6962      	ldr	r2, [r4, #20]
 80085ea:	4252      	negs	r2, r2
 80085ec:	61a2      	str	r2, [r4, #24]
 80085ee:	6922      	ldr	r2, [r4, #16]
 80085f0:	b942      	cbnz	r2, 8008604 <__swsetup_r+0xa4>
 80085f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085f6:	d1c5      	bne.n	8008584 <__swsetup_r+0x24>
 80085f8:	bd38      	pop	{r3, r4, r5, pc}
 80085fa:	0799      	lsls	r1, r3, #30
 80085fc:	bf58      	it	pl
 80085fe:	6962      	ldrpl	r2, [r4, #20]
 8008600:	60a2      	str	r2, [r4, #8]
 8008602:	e7f4      	b.n	80085ee <__swsetup_r+0x8e>
 8008604:	2000      	movs	r0, #0
 8008606:	e7f7      	b.n	80085f8 <__swsetup_r+0x98>
 8008608:	20000038 	.word	0x20000038

0800860c <_raise_r>:
 800860c:	291f      	cmp	r1, #31
 800860e:	b538      	push	{r3, r4, r5, lr}
 8008610:	4605      	mov	r5, r0
 8008612:	460c      	mov	r4, r1
 8008614:	d904      	bls.n	8008620 <_raise_r+0x14>
 8008616:	2316      	movs	r3, #22
 8008618:	6003      	str	r3, [r0, #0]
 800861a:	f04f 30ff 	mov.w	r0, #4294967295
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008622:	b112      	cbz	r2, 800862a <_raise_r+0x1e>
 8008624:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008628:	b94b      	cbnz	r3, 800863e <_raise_r+0x32>
 800862a:	4628      	mov	r0, r5
 800862c:	f000 f830 	bl	8008690 <_getpid_r>
 8008630:	4622      	mov	r2, r4
 8008632:	4601      	mov	r1, r0
 8008634:	4628      	mov	r0, r5
 8008636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800863a:	f000 b817 	b.w	800866c <_kill_r>
 800863e:	2b01      	cmp	r3, #1
 8008640:	d00a      	beq.n	8008658 <_raise_r+0x4c>
 8008642:	1c59      	adds	r1, r3, #1
 8008644:	d103      	bne.n	800864e <_raise_r+0x42>
 8008646:	2316      	movs	r3, #22
 8008648:	6003      	str	r3, [r0, #0]
 800864a:	2001      	movs	r0, #1
 800864c:	e7e7      	b.n	800861e <_raise_r+0x12>
 800864e:	2100      	movs	r1, #0
 8008650:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008654:	4620      	mov	r0, r4
 8008656:	4798      	blx	r3
 8008658:	2000      	movs	r0, #0
 800865a:	e7e0      	b.n	800861e <_raise_r+0x12>

0800865c <raise>:
 800865c:	4b02      	ldr	r3, [pc, #8]	@ (8008668 <raise+0xc>)
 800865e:	4601      	mov	r1, r0
 8008660:	6818      	ldr	r0, [r3, #0]
 8008662:	f7ff bfd3 	b.w	800860c <_raise_r>
 8008666:	bf00      	nop
 8008668:	20000038 	.word	0x20000038

0800866c <_kill_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	4d07      	ldr	r5, [pc, #28]	@ (800868c <_kill_r+0x20>)
 8008670:	2300      	movs	r3, #0
 8008672:	4604      	mov	r4, r0
 8008674:	4608      	mov	r0, r1
 8008676:	4611      	mov	r1, r2
 8008678:	602b      	str	r3, [r5, #0]
 800867a:	f7f8 fd79 	bl	8001170 <_kill>
 800867e:	1c43      	adds	r3, r0, #1
 8008680:	d102      	bne.n	8008688 <_kill_r+0x1c>
 8008682:	682b      	ldr	r3, [r5, #0]
 8008684:	b103      	cbz	r3, 8008688 <_kill_r+0x1c>
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	bd38      	pop	{r3, r4, r5, pc}
 800868a:	bf00      	nop
 800868c:	200005fc 	.word	0x200005fc

08008690 <_getpid_r>:
 8008690:	f7f8 bd66 	b.w	8001160 <_getpid>

08008694 <__swhatbuf_r>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	460c      	mov	r4, r1
 8008698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869c:	2900      	cmp	r1, #0
 800869e:	b096      	sub	sp, #88	@ 0x58
 80086a0:	4615      	mov	r5, r2
 80086a2:	461e      	mov	r6, r3
 80086a4:	da0d      	bge.n	80086c2 <__swhatbuf_r+0x2e>
 80086a6:	89a3      	ldrh	r3, [r4, #12]
 80086a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086ac:	f04f 0100 	mov.w	r1, #0
 80086b0:	bf14      	ite	ne
 80086b2:	2340      	movne	r3, #64	@ 0x40
 80086b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086b8:	2000      	movs	r0, #0
 80086ba:	6031      	str	r1, [r6, #0]
 80086bc:	602b      	str	r3, [r5, #0]
 80086be:	b016      	add	sp, #88	@ 0x58
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	466a      	mov	r2, sp
 80086c4:	f000 f848 	bl	8008758 <_fstat_r>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	dbec      	blt.n	80086a6 <__swhatbuf_r+0x12>
 80086cc:	9901      	ldr	r1, [sp, #4]
 80086ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086d6:	4259      	negs	r1, r3
 80086d8:	4159      	adcs	r1, r3
 80086da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086de:	e7eb      	b.n	80086b8 <__swhatbuf_r+0x24>

080086e0 <__smakebuf_r>:
 80086e0:	898b      	ldrh	r3, [r1, #12]
 80086e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086e4:	079d      	lsls	r5, r3, #30
 80086e6:	4606      	mov	r6, r0
 80086e8:	460c      	mov	r4, r1
 80086ea:	d507      	bpl.n	80086fc <__smakebuf_r+0x1c>
 80086ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	6123      	str	r3, [r4, #16]
 80086f4:	2301      	movs	r3, #1
 80086f6:	6163      	str	r3, [r4, #20]
 80086f8:	b003      	add	sp, #12
 80086fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086fc:	ab01      	add	r3, sp, #4
 80086fe:	466a      	mov	r2, sp
 8008700:	f7ff ffc8 	bl	8008694 <__swhatbuf_r>
 8008704:	9f00      	ldr	r7, [sp, #0]
 8008706:	4605      	mov	r5, r0
 8008708:	4639      	mov	r1, r7
 800870a:	4630      	mov	r0, r6
 800870c:	f7fe fec6 	bl	800749c <_malloc_r>
 8008710:	b948      	cbnz	r0, 8008726 <__smakebuf_r+0x46>
 8008712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008716:	059a      	lsls	r2, r3, #22
 8008718:	d4ee      	bmi.n	80086f8 <__smakebuf_r+0x18>
 800871a:	f023 0303 	bic.w	r3, r3, #3
 800871e:	f043 0302 	orr.w	r3, r3, #2
 8008722:	81a3      	strh	r3, [r4, #12]
 8008724:	e7e2      	b.n	80086ec <__smakebuf_r+0xc>
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	6020      	str	r0, [r4, #0]
 800872a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800872e:	81a3      	strh	r3, [r4, #12]
 8008730:	9b01      	ldr	r3, [sp, #4]
 8008732:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008736:	b15b      	cbz	r3, 8008750 <__smakebuf_r+0x70>
 8008738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800873c:	4630      	mov	r0, r6
 800873e:	f000 f81d 	bl	800877c <_isatty_r>
 8008742:	b128      	cbz	r0, 8008750 <__smakebuf_r+0x70>
 8008744:	89a3      	ldrh	r3, [r4, #12]
 8008746:	f023 0303 	bic.w	r3, r3, #3
 800874a:	f043 0301 	orr.w	r3, r3, #1
 800874e:	81a3      	strh	r3, [r4, #12]
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	431d      	orrs	r5, r3
 8008754:	81a5      	strh	r5, [r4, #12]
 8008756:	e7cf      	b.n	80086f8 <__smakebuf_r+0x18>

08008758 <_fstat_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d07      	ldr	r5, [pc, #28]	@ (8008778 <_fstat_r+0x20>)
 800875c:	2300      	movs	r3, #0
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	4611      	mov	r1, r2
 8008764:	602b      	str	r3, [r5, #0]
 8008766:	f7f8 fd63 	bl	8001230 <_fstat>
 800876a:	1c43      	adds	r3, r0, #1
 800876c:	d102      	bne.n	8008774 <_fstat_r+0x1c>
 800876e:	682b      	ldr	r3, [r5, #0]
 8008770:	b103      	cbz	r3, 8008774 <_fstat_r+0x1c>
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	bd38      	pop	{r3, r4, r5, pc}
 8008776:	bf00      	nop
 8008778:	200005fc 	.word	0x200005fc

0800877c <_isatty_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4d06      	ldr	r5, [pc, #24]	@ (8008798 <_isatty_r+0x1c>)
 8008780:	2300      	movs	r3, #0
 8008782:	4604      	mov	r4, r0
 8008784:	4608      	mov	r0, r1
 8008786:	602b      	str	r3, [r5, #0]
 8008788:	f7f8 fd62 	bl	8001250 <_isatty>
 800878c:	1c43      	adds	r3, r0, #1
 800878e:	d102      	bne.n	8008796 <_isatty_r+0x1a>
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	b103      	cbz	r3, 8008796 <_isatty_r+0x1a>
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	bd38      	pop	{r3, r4, r5, pc}
 8008798:	200005fc 	.word	0x200005fc

0800879c <_init>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	bf00      	nop
 80087a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087a2:	bc08      	pop	{r3}
 80087a4:	469e      	mov	lr, r3
 80087a6:	4770      	bx	lr

080087a8 <_fini>:
 80087a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087aa:	bf00      	nop
 80087ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ae:	bc08      	pop	{r3}
 80087b0:	469e      	mov	lr, r3
 80087b2:	4770      	bx	lr
