; Top Design: "spacefiber_pll_lib:pll_pd:schematic"
; Netlisted using Hierarchy Policy: "Standard_ic"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="spacefiber_pll_lib:pll_pd:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
C:C2  0 N__26 C=4 pF 

SRFlipFlop_L:SRFFLa1 V_ref fb N__10 N__5 0  Vhigh=Vdd Vlow=0 Trise=0.035/fref Tfall=0.035/fref pri=0 
SchmittBuf_L:SchmittBuf_L_2  VCO_div fb Vhigh=Vdd Vlow=0 
C:C1  0 N__3 C=102 pF 
R:R1  N__5 N__3 R=1 kOhm Noise=yes 
#uselib "sml" , "ResetSwitch"
ResetSwitch:SWITCH1  N__15 N__3 
R:R2  N__17 N__26 R=1 kOhm Noise=yes 
V_Source:SRC3  N__7 0 Type="VtStep" V_Tran=pulse(time, Vref, Vref_fin, 10 usec, TimeStep) SaveCurrent=1 

fref=156.25 MHz
f0=5.95 GHz
Vdd=2.5V
StopTime=20 usec
fvco=6.25 GHz
Vref=phaserad(exp(j*2*pi*(f0/N)*time))
Vref_fin=phaserad(exp(j*2*pi*fref*time))
Kv=2 GHz
TimeStep=0.1/fvco
N=40
#uselib "ckt" , "OpAmpIdeal"
OpAmpIdeal:AMP1  N__9 N__26 N__9 0 0 Gain=100000 Delay=0 sec 
V_Source:SRC2  Vdd 0 Type="V_DC" Vdc=Vdd SaveCurrent=1 
Tran:Tran1 StartTime=0.0 nsec StopTime=StopTime MaxTimeStep=TimeStep LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

#uselib "sml" , "VCO_DivideByN"
VCO_DivideByN:VCO4  N__9 0 VCO_div VCO freq_VCO VCO_Freq=Kv * _v1 F0=f0 N=N Rout=50 Ohm Power=dbmtow(0) Delay=0 
SchmittBuf_L:SchmittBuf_L_1  N__7 V_ref Vhigh=Vdd Vlow=0 
V_Source:SRC4  N__15 0 Type="V_DC" Vdc=Vdd/2 SaveCurrent=1 
#uselib "sml" , "VSum"
VSum:SUM1  N__3 N__29 N__17 
V_Source:SRC5  N__29 0 Type="V_DC" Vdc=-Vdd/2 SaveCurrent=1 
