set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {breg.vho breg_vhd.sdo}}
	{{"Fast Model"} {breg_fast.vho breg_vhd_fast.sdo}}
}
