Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sat Apr 26 10:20:09 2025
Hostname:           tux-118
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 2.76 GHz
OS:                 Linux 5.10.0-34-amd64
RAM:                 31 GB (Free   6 GB)
Swap:                 1 GB (Free   1 GB)
Work Filesystem:    /filespace/s mounted to files.cae.wisc.edu:/s
Tmp Filesystem:     / mounted to /dev/mapper/tux--118--vg-root
Work Disk:           27 GB (Free  25 GB)
Tmp Disk:           820 GB (Free 819 GB)

CPU Load: 8%, Ram Free: 6 GB, Swap Free: 1 GB, Work Disk Free: 25 GB, Tmp Disk Free: 819 GB
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/proc.v
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Branch_Control.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/CLA_4bit.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ControlUnit.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/DataArray.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Decode.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/DynamicBranchPredictor.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Execute.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Fetch.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ForwardingUnit.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/HazardDetectionUnit.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ID_EX_pipe_reg.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MEM_WB_pipe_reg.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/memory_system.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MetaDataArray.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/PSA_16bit.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/RegisterFile.sv
Compiling source file /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Shifter.sv
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.sv:87: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.sv:112: signed to unsigned assignment occurs. (VER-318)
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.sv:113: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 106 in file
	'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           109            |    auto/auto     |
===============================================
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Branch_Control.sv:42: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 152 in file
	'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           165            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Cache_Control line 57 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tag_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Cache_Control line 68 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   valid_count_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Cache_Control line 81 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| main_memory_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine Cache_Control line 94 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| cache_memory_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   memory_address_3_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   memory_address_2_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   memory_address_1_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Cache_Control line 112 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Cache_Control line 120 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fsm_busy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Cache_Control line 130 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Cache_Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/CLA_4bit.sv:73: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 36 in file
	'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ControlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DataArray line 64 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/DataArray.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| block_second_way_reg | Flip-flop | 8192  |  Y  | N  | N  | N  | N  | N  | N  |
| block_first_way_reg  | Flip-flop | 8192  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   DataArray/77   |   64   |   256   |      6       |
|   DataArray/77   |   8    |   32    |      3       |
======================================================
Warning:  /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/DynamicBranchPredictor.sv:139: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Inferred memory devices in process
	in routine DynamicBranchPredictor line 49 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/DynamicBranchPredictor.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       BTB_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|       BHT_reg       | Flip-flop |  120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| DynamicBranchPredictor/72  |   8    |    1    |      3       |
| DynamicBranchPredictor/75  |   8    |    2    |      3       |
| DynamicBranchPredictor/78  |   8    |   12    |      3       |
| DynamicBranchPredictor/90  |   8    |   16    |      3       |
| DynamicBranchPredictor/100 |   8    |   12    |      3       |
================================================================

Inferred memory devices in process
	in routine EX_MEM_pipe_reg line 50 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| EX_MEM_PC_next_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EX_MEM_pipe_reg line 60 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| EX_MEM_ALU_out_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EX_MEM_pipe_reg line 70 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| EX_MEM_SrcReg2_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EX_MEM_pipe_reg line 80 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|   EX_MEM_MemWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_MEM_MemWriteData_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  EX_MEM_MemEnable_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine EX_MEM_pipe_reg line 100 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/EX_MEM_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   EX_MEM_PCS_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  EX_MEM_reg_rd_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| EX_MEM_RegWrite_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_MEM_MemtoReg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_MEM_HLT_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Execute line 68 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ZF_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Execute line 74 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       VF_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Execute line 80 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       NF_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Fetch line 70 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/Fetch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PC_curr_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ID_EX_pipe_reg line 63 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ID_EX_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ID_EX_PC_next_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ID_EX_pipe_reg line 73 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ID_EX_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ID_EX_NV_en_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ID_EX_SrcReg1_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_SrcReg2_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_ALU_In1_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_ALU_imm_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_ALU_In2_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   ID_EX_ALUOp_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_ALUSrc_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   ID_EX_Z_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ID_EX_pipe_reg line 104 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ID_EX_pipe_reg.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   ID_EX_MemWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ID_EX_MemWriteData_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_MemEnable_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine ID_EX_pipe_reg line 123 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ID_EX_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ID_EX_PCS_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ID_EX_reg_rd_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| ID_EX_RegWrite_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ID_EX_MemtoReg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    ID_EX_HLT_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_pipe_reg line 41 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  IF_ID_PC_curr_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_pipe_reg line 48 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  IF_ID_PC_next_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_pipe_reg line 55 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  IF_ID_PC_inst_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_pipe_reg line 62 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| IF_ID_prediction_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine IF_ID_pipe_reg line 69 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/IF_ID_pipe_reg.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| IF_ID_predicted_target_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MEM_WB_pipe_reg line 43 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MEM_WB_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| MEM_WB_PC_next_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEM_WB_pipe_reg line 52 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MEM_WB_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| MEM_WB_ALU_out_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEM_WB_pipe_reg line 61 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MEM_WB_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| MEM_WB_MemData_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEM_WB_pipe_reg line 70 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MEM_WB_pipe_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   MEM_WB_PCS_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MEM_WB_reg_rd_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| MEM_WB_RegWrite_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_WB_MemtoReg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   MEM_WB_HLT_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MetaDataArray line 53 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/MetaDataArray.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| tag_array_second_way_reg | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
| tag_array_first_way_reg  | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| MetaDataArray/64 |   64   |   16    |      6       |
======================================================

Inferred memory devices in process
	in routine RegisterFile line 35 in file
		'/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/RegisterFile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regfile_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| RegisterFile/31  |   16   |   16    |      4       |
| RegisterFile/32  |   16   |   16    |      4       |
======================================================
Presto compilation completed successfully.
Loaded 23 designs.
Current design is 'proc'.

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  proc                        /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/proc.db
  saed32lvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (22 designs)              /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/ALU.db, etc

Warning: Design rule attributes from the driving cell will be set on the port 'rst'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_valid'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'mem_data_in[0]'. (UID-401)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][15]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][14]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][13]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][12]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][11]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][10]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][9]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][8]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][7]' is of the wrong type. (UID-119)
Warning: cell 'iFETCH/iDBP/BTB_reg[0][6]' is of the wrong type. (UID-119)
Warning: ...47615 additional objects are of the wrong type. (UID-119)
Warning: Ignoring all 47625 objects in collection '_sel6' because they are not of type port, design, or lib_pin. (UID-445)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
CPU Load: 10%, Ram Free: 5 GB, Swap Free: 1 GB, Work Disk Free: 25 GB, Tmp Disk Free: 819 GB
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 47546                                  |
| Number of User Hierarchies                              | 30                                     |
| Sequential Cell Count                                   | 35820                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 4580                                   |
| Number of Dont Touch Nets                               | 40                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 66 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design proc has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MEM_WB_pipe_reg'
  Processing 'Cache_Control_0'
  Processing 'MetaDataArray_0'
  Processing 'DataArray_0'
  Processing 'Cache_0'
  Processing 'memory_system_0'
  Processing 'EX_MEM_pipe_reg'
  Processing 'ForwardingUnit'
  Processing 'Shifter'
  Processing 'CLA_4bit_0'
  Processing 'PSA_16bit'
  Processing 'ALU'
  Processing 'Execute'
  Processing 'ID_EX_pipe_reg'
  Processing 'HazardDetectionUnit'
  Processing 'RegisterFile'
  Processing 'Branch_Control'
  Processing 'ControlUnit'
  Processing 'Decode'
  Processing 'IF_ID_pipe_reg'
  Processing 'DynamicBranchPredictor'
  Processing 'Fetch'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Cache_Control_1_DW01_add_0'
  Processing 'MetaDataArray_1_DW01_decode_0'
  Processing 'DataArray_1_DW01_decode_0_DW01_decode_1'
  Processing 'ALU_DW01_add_0_DW01_add_1'
  Processing 'ALU_DW01_sub_0'
  Processing 'Shifter_DW_rash_0'
  Allocating blocks in 'DW01_ash_A_width16_SH_width32'
  Processing 'Shifter_DW01_ash_0'
  Processing 'Shifter_DW01_sub_0_DW01_sub_1'
  Processing 'Shifter_DW_rash_1'
  Processing 'Shifter_DW01_ash_1'
  Processing 'CLA_4bit_0_DW01_sub_0_DW01_sub_2'
  Processing 'CLA_4bit_1_DW01_sub_0_DW01_sub_3'
  Processing 'CLA_4bit_2_DW01_sub_0_DW01_sub_4'
  Processing 'CLA_4bit_3_DW01_sub_0_DW01_sub_5'
  Processing 'Decode_DW01_cmp6_0_DW01_cmp6_10'
  Processing 'Branch_Control_DW01_cmp6_0_DW01_cmp6_11'
  Processing 'Branch_Control_DW01_add_0_DW01_add_2'
  Processing 'Cache_Control_0_DW01_add_0_DW01_add_3'
  Processing 'MetaDataArray_0_DW01_decode_0_DW01_decode_2'
  Processing 'DataArray_0_DW01_decode_0_DW01_decode_3'
  Processing 'Fetch_DW01_add_0_DW01_add_4'
  Processing 'DynamicBranchPredictor_DW01_cmp6_0_DW01_cmp6_12'
  Processing 'DynamicBranchPredictor_DW01_cmp6_1_DW01_cmp6_13'
  Building model 'DW01_add_width5' (rpl)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width5' (cla)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width6' (rpl)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width6' (cla)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width7' (rpl)
  Processing 'DW01_add_width7'
  Building model 'DW01_add_width7' (cla)
  Processing 'DW01_add_width7'
  Processing 'ALU_DW01_add_1_DW01_add_5'
  Processing 'ALU_DW01_add_2_DW01_add_6'
  Processing 'ALU_DW01_add_3_DW01_add_7'
  Processing 'ALU_DW01_add_4_DW01_add_8'
  Processing 'ALU_DW01_add_5_DW01_add_9'
  Processing 'ALU_DW01_add_6_DW01_add_10'
  Processing 'ALU_DW01_add_7_DW01_add_11'
  Processing 'CLA_4bit_0_DW01_add_0_DW01_add_12'
  Processing 'CLA_4bit_0_DW01_add_1_DW01_add_13'
  Processing 'CLA_4bit_2_DW01_add_0_DW01_add_14'
  Processing 'CLA_4bit_2_DW01_add_1_DW01_add_15'
  Processing 'CLA_4bit_1_DW01_add_0_DW01_add_16'
  Processing 'CLA_4bit_1_DW01_add_1_DW01_add_17'
  Processing 'CLA_4bit_3_DW01_add_0_DW01_add_18'
  Processing 'CLA_4bit_3_DW01_add_1_DW01_add_19'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  424931.3   4343.64  211615.0 619086814.3                          
    0:01:42  424931.3   4343.64  211615.0 619086814.3                          
    0:01:42  434080.5   4343.64  211615.0 619090002.3                          
    0:01:45  494566.8   4334.09   73070.5 329983966.1                          
    0:01:45  503716.0   4334.09   73070.5 329987154.0                          
    0:02:01  552165.0      0.00       0.0 40595098.0                          
    0:02:01  552165.0      0.00       0.0 40595098.0                          
    0:02:01  552165.0      0.00       0.0 40595098.0                          
    0:02:02  552165.0      0.00       0.0 40595098.0                          
    0:02:02  552165.0      0.00       0.0 40595098.0                          
    0:02:08  423322.8     28.87    2569.3 40463899.6                          
    0:02:10  421379.7     27.47    2444.8 40464093.4                          
    0:02:14  421368.2     27.47    2444.7 40464093.4                          
    0:02:15  421368.2     27.47    2444.7 40464093.4                          
    0:02:15  421368.2     27.47    2444.7 40464093.4                          
    0:02:16  421368.2     27.47    2444.7 40464093.4                          
    0:02:16  421368.2     27.47    2444.7 40464093.4                          
    0:02:17  421377.6     27.66    2444.0 40463917.9                          
    0:02:18  421381.7     27.66    2444.0 40463791.7                          
    0:02:18  421382.2     27.66    2444.0 40463752.4                          
    0:02:19  421382.7     27.66    2444.0 40463727.8                          
    0:02:19  421386.5     27.66    2444.0 40463712.9                          
    0:02:19  421385.8     27.66    2444.0 40463707.1                          
    0:02:20  421386.0     27.66    2444.0 40463704.7                          
    0:02:20  421386.3     27.66    2444.0 40463702.4                          
    0:02:20  421386.5     27.66    2444.0 40463701.4                          
    0:02:20  421386.5     27.66    2444.0 40463701.4                          
    0:02:24  421410.4      0.00       0.0 40429441.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:24  421410.4      0.00       0.0 40429441.9                          
    0:02:24  421410.4      0.00       0.0 40429441.9                          
    0:02:24  421410.4      0.00       0.0 40429441.9                          
    0:02:24  421410.4      0.00       0.0 40429441.9                          
    0:02:25  421390.1      0.00       0.0 40429441.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:25  421390.1      0.00       0.0 40429441.9                          
    0:02:28  421386.5      0.00       0.0 40429440.9 iEXECUTE/iALU/iSHIFT/Shift_In[9]
    0:02:29  421377.1      0.00       0.0 40429439.6 ICACHE_hit               


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:35  421377.1      0.00       0.0 40429439.6                          
    0:02:35  421377.1      0.00       0.0 40429439.6                          
    0:02:38  419165.6      0.00       0.0 40429436.2                          
    0:02:42  418929.5      0.00       0.0 40429436.5                          
    0:02:43  418744.7      0.00       0.0 40429436.5                          
    0:02:46  418591.2      0.00       0.0 40429436.5                          
    0:02:48  418450.1      0.00       0.0 40429436.5                          
    0:02:50  418311.6      0.00       0.0 40429436.5                          
    0:02:51  418175.7      0.00       0.0 40429436.5                          
    0:02:54  418046.0      0.00       0.0 40429436.5                          
    0:02:57  417916.4      0.00       0.0 40429436.5                          
    0:02:58  417785.5      0.00       0.0 40429436.5                          
    0:03:00  417658.5      0.00       0.0 40429436.5                          
    0:03:01  417531.4      0.00       0.0 40429436.5                          
    0:03:03  417403.1      0.00       0.0 40429436.5                          
    0:03:04  417276.0      0.00       0.0 40429436.5                          
    0:03:06  417148.9      0.00       0.0 40429436.5                          
    0:03:07  417091.7      0.00       0.0 40429436.5                          
    0:03:08  417035.8      0.00       0.0 40429436.5                          
    0:03:09  416995.2      0.00       0.0 40429436.5                          
    0:03:09  416953.2      0.00       0.0 40429436.5                          
    0:03:10  416910.0      0.00       0.0 40429436.5                          
    0:03:10  416869.4      0.00       0.0 40429436.5                          
    0:03:11  416828.7      0.00       0.0 40429436.5                          
    0:03:12  416785.5      0.00       0.0 40429436.5                          
    0:03:12  416744.8      0.00       0.0 40429436.5                          
    0:03:13  416704.2      0.00       0.0 40429436.5                          
    0:03:13  416662.2      0.00       0.0 40429436.5                          
    0:03:14  416621.6      0.00       0.0 40429436.5                          
    0:03:15  416580.9      0.00       0.0 40429436.5                          
    0:03:16  416540.2      0.00       0.0 40429436.5                          
    0:03:16  416503.4      0.00       0.0 40429436.5                          
    0:03:17  416478.0      0.00       0.0 40429436.5                          
    0:03:17  416478.0      0.00       0.0 40429436.5                          
    0:03:18  416478.0      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:19  416441.1      0.00       0.0 40429436.5                          
    0:03:20  416441.1      0.00       0.0 40429550.9                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
CPU Load: 16%, Ram Free: 5 GB, Swap Free: 1 GB, Work Disk Free: 25 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Sat Apr 26 10:23:38 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     68
    Unconnected ports (LINT-28)                                    68

Cells                                                              74
    Connected to power or ground (LINT-32)                         63
    Nets connected to multiple pins on same cell (LINT-33)         11
--------------------------------------------------------------------------------

Warning: In design 'DynamicBranchPredictor', port 'PC_curr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'DynamicBranchPredictor', port 'IF_ID_PC_curr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_0', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_0', port 'miss_address[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_0', port 'miss_address[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_0', port 'miss_address[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_0', port 'miss_address[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MetaDataArray_0', port 'DataIn_first_way[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MetaDataArray_0', port 'DataIn_second_way[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_3', port 'Cout' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_3', port 'P_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_3', port 'G_group' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_1', port 'miss_address[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_1', port 'miss_address[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_1', port 'miss_address[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_Control_1', port 'miss_address[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Cache_1', port 'addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_0', port 'Cout' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_0', port 'P_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_0', port 'G_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_1', port 'Cout' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_1', port 'P_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_1', port 'G_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_2', port 'Cout' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_2', port 'P_group' is not connected to any nets. (LINT-28)
Warning: In design 'CLA_4bit_2', port 'G_group' is not connected to any nets. (LINT-28)
Warning: In design 'MetaDataArray_1', port 'DataIn_first_way[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MetaDataArray_1', port 'DataIn_second_way[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'DATA_TC' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[31]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[30]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[29]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[28]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[27]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[26]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[25]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[24]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[23]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[22]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[21]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[20]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[19]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[18]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[17]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[16]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[15]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[14]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[13]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[12]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[11]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[10]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[9]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_0', port 'SH_TC' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_1', port 'DATA_TC' is not connected to any nets. (LINT-28)
Warning: In design 'Shifter_DW01_ash_1', port 'SH_TC' is not connected to any nets. (LINT-28)
Warning: In design 'Branch_Control_DW01_add_0_DW01_add_2', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Branch_Control_DW01_add_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'Branch_Control_DW01_add_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_add_1_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_add_1_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proceed' is connected to logic 1. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_wr' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[15]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[14]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[13]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[12]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[11]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[10]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[9]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[8]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[7]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[6]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[5]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[4]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[3]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[2]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[1]' is connected to logic 0. 
Warning: In design 'proc', a pin on submodule 'iINSTR_MEM_CACHE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'on_chip_memory_data[0]' is connected to logic 0. 
Warning: In design 'Branch_Control', a pin on submodule 'add_42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'Branch_Control', a pin on submodule 'add_42' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'add_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'sub_47' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'add_0_root_add_0_root_add_86' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[0]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[0]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sub' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[1]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[1]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sub' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[2]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[2]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sub' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[3]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 0. 
Warning: In design 'PSA_16bit', a pin on submodule 'iCLA[3]' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'sub' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA_TC' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[31]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[30]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[29]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[28]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[27]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[26]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[25]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[24]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[23]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[22]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[21]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[20]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[19]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[18]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[17]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[16]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[15]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[14]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[13]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[12]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[11]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[10]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[9]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[8]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[7]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[6]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH[5]' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_61' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH_TC' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DATA_TC' is connected to logic 0. 
Warning: In design 'Shifter', a pin on submodule 'sll_59' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'SH_TC' is connected to logic 0. 
Warning: In design 'proc', the same net is connected to more than one pin on submodule 'iINSTR_MEM_CACHE'. (LINT-33)
   Net '*Logic1*' is connected to pins 'enable', 'proceed''.
Warning: In design 'proc', the same net is connected to more than one pin on submodule 'iINSTR_MEM_CACHE'. (LINT-33)
   Net '*Logic0*' is connected to pins 'on_chip_wr', 'on_chip_memory_data[15]'', 'on_chip_memory_data[14]', 'on_chip_memory_data[13]', 'on_chip_memory_data[12]', 'on_chip_memory_data[11]', 'on_chip_memory_data[10]', 'on_chip_memory_data[9]', 'on_chip_memory_data[8]', 'on_chip_memory_data[7]', 'on_chip_memory_data[6]', 'on_chip_memory_data[5]', 'on_chip_memory_data[4]', 'on_chip_memory_data[3]', 'on_chip_memory_data[2]', 'on_chip_memory_data[1]', 'on_chip_memory_data[0]'.
Warning: In design 'Branch_Control', the same net is connected to more than one pin on submodule 'add_42'. (LINT-33)
   Net 'I[8]' is connected to pins 'B[15]', 'B[14]'', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]'.
Warning: In design 'ALU', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_86'. (LINT-33)
   Net 'add_2_root_add_86/SUM[5]' is connected to pins 'A[6]', 'A[5]''.
Warning: In design 'PSA_16bit', the same net is connected to more than one pin on submodule 'iCLA[0]'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Cin', 'sub''.
Warning: In design 'PSA_16bit', the same net is connected to more than one pin on submodule 'iCLA[1]'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Cin', 'sub''.
Warning: In design 'PSA_16bit', the same net is connected to more than one pin on submodule 'iCLA[2]'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Cin', 'sub''.
Warning: In design 'PSA_16bit', the same net is connected to more than one pin on submodule 'iCLA[3]'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Cin', 'sub''.
Warning: In design 'Shifter', the same net is connected to more than one pin on submodule 'sll_61'. (LINT-33)
   Net 'n16' is connected to pins 'DATA_TC', 'SH_TC''.
Warning: In design 'Shifter', the same net is connected to more than one pin on submodule 'sll_61'. (LINT-33)
   Net 'N9' is connected to pins 'SH[31]', 'SH[30]'', 'SH[29]', 'SH[28]', 'SH[27]', 'SH[26]', 'SH[25]', 'SH[24]', 'SH[23]', 'SH[22]', 'SH[21]', 'SH[20]', 'SH[19]', 'SH[18]', 'SH[17]', 'SH[16]', 'SH[15]', 'SH[14]', 'SH[13]', 'SH[12]', 'SH[11]', 'SH[10]', 'SH[9]', 'SH[8]', 'SH[7]', 'SH[6]', 'SH[5]'.
Warning: In design 'Shifter', the same net is connected to more than one pin on submodule 'sll_59'. (LINT-33)
   Net 'n20' is connected to pins 'DATA_TC', 'SH_TC''.
Information: Uniquified 1 instances of design 'ALU'. (OPT-1056)
Information: Uniquified 1 instances of design 'Branch_Control'. (OPT-1056)
Information: Uniquified 1 instances of design 'Cache_Control_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'Cache_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'CLA_4bit_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'ControlUnit'. (OPT-1056)
Information: Uniquified 1 instances of design 'DataArray_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'Decode'. (OPT-1056)
Information: Uniquified 1 instances of design 'DynamicBranchPredictor'. (OPT-1056)
Information: Uniquified 1 instances of design 'EX_MEM_pipe_reg'. (OPT-1056)
Information: Uniquified 1 instances of design 'Execute'. (OPT-1056)
Information: Uniquified 1 instances of design 'Fetch'. (OPT-1056)
Information: Uniquified 1 instances of design 'ForwardingUnit'. (OPT-1056)
Information: Uniquified 1 instances of design 'HazardDetectionUnit'. (OPT-1056)
Information: Uniquified 1 instances of design 'ID_EX_pipe_reg'. (OPT-1056)
Information: Uniquified 1 instances of design 'IF_ID_pipe_reg'. (OPT-1056)
Information: Uniquified 1 instances of design 'MEM_WB_pipe_reg'. (OPT-1056)
Information: Uniquified 1 instances of design 'memory_system_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'MetaDataArray_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'PSA_16bit'. (OPT-1056)
Information: Uniquified 1 instances of design 'RegisterFile'. (OPT-1056)
Information: Uniquified 1 instances of design 'Shifter'. (OPT-1056)
Information: Uniquified 1 instances of design 'memory_system_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'Cache_Control_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'Cache_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'CLA_4bit_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'CLA_4bit_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'CLA_4bit_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'DataArray_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'MetaDataArray_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'MetaDataArray_1_DW01_decode_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'DataArray_1_DW01_decode_0_DW01_decode_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'ALU_DW01_add_0_DW01_add_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'ALU_DW01_sub_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'Shifter_DW01_ash_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'Shifter_DW01_ash_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'Branch_Control_DW01_add_0_DW01_add_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'MetaDataArray_0_DW01_decode_0_DW01_decode_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'DataArray_0_DW01_decode_0_DW01_decode_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'ALU_DW01_add_1_DW01_add_5'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
CPU Load: 16%, Ram Free: 5 GB, Swap Free: 1 GB, Work Disk Free: 25 GB, Tmp Disk Free: 819 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 109423                                 |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 35820                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 38391                                  |
| Number of Dont Touch Nets                               | 38393                                  |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design proc has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:27  503556.4      0.00       0.0 40571245.2                                0.00  
    0:02:27  503556.4      0.00       0.0 40571245.2                                0.00  
    0:02:28  516304.2      0.00       0.0 40556248.9                                0.00  
    0:02:28  525453.4      0.00       0.0 40558754.9                                0.00  
    0:02:28  534637.7      0.00       0.0 40561125.0                                0.00  
    0:02:29  543786.8      0.00       0.0 40563631.0                                0.00  
Warning: In design proc, there are sequential cells not driving any load. (OPT-109)
Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)
    0:02:32  545376.0      0.00       0.0 40563496.9                                0.00  
    0:02:33  545376.0      0.00       0.0 40563496.9                                0.00  
    0:02:33  545376.0      0.00       0.0 40563496.9                                0.00  
    0:02:33  545376.0      0.00       0.0 40563496.9                                0.00  
    0:02:34  545376.0      0.00       0.0 40563496.9                                0.00  
    0:02:39  418278.1      0.00       0.0 40496819.4                                0.00  
    0:02:41  416342.5      0.00       0.0 40496819.4                                0.00  
    0:02:44  416342.5      0.00       0.0 40496819.4                                0.00  
    0:02:45  416342.5      0.00       0.0 40496819.4                                0.00  
    0:02:45  416342.5      0.00       0.0 40496819.4                                0.00  
    0:02:45  416342.5      0.00       0.0 40496819.4                                0.00  
    0:02:45  416351.7      0.00       0.0 40496759.3                                0.00  
    0:02:46  416361.1      0.00       0.0 40496711.0                                0.00  
    0:02:46  416361.8      0.00       0.0 40496666.8                                0.00  
    0:02:46  416361.6      0.00       0.0 40496647.0                                0.00  
    0:02:47  416361.6      0.00       0.0 40496627.2                                0.00  
    0:02:47  416361.3      0.00       0.0 40496609.2                                0.00  
    0:02:47  416361.6      0.00       0.0 40496593.0                                0.00  
    0:02:47  416361.8      0.00       0.0 40496577.0                                0.00  
    0:02:48  416362.1      0.00       0.0 40496562.9                                0.00  
    0:02:48  416362.1      0.00       0.0 40496562.9                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:48  416362.1      0.00       0.0 40496562.9                                0.00  
    0:02:48  416362.1      0.00       0.0 40496562.9                                0.00  
    0:02:49  416147.3      0.00       0.0 40496562.9                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:51  416147.3      0.00       0.0 40496562.9                             -543.58  
    0:02:55  416158.5      0.00       0.0 40496515.8                             -543.58  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:55  416158.5      0.00       0.0 40496515.8                             -543.58  
    0:02:55  416158.5      0.00       0.0 40496515.8                             -543.58  
    0:02:59  414361.7      0.00       0.0 40496516.6                             -543.48  
    0:03:02  414028.8      0.00       0.0 40496517.0                             -543.47  
    0:03:05  413722.6      0.00       0.0 40496517.0                             -543.47  
    0:03:07  413431.6      0.00       0.0 40496520.7                             -543.47  
    0:03:10  413140.6      0.00       0.0 40496520.7                             -543.47  
    0:03:12  412861.0      0.00       0.0 40496520.7                             -543.47  
    0:03:16  412611.9      0.00       0.0 40496520.7                             -543.45  
    0:03:19  412304.4      0.00       0.0 40496520.7                             -543.46  
    0:03:21  412056.6      0.00       0.0 40496520.7                             -543.47  
    0:03:23  411879.8      0.00       0.0 40496520.7                             -543.48  
    0:03:25  411765.6      0.00       0.0 40496520.7                             -543.49  
    0:03:27  411671.1      0.00       0.0 40496520.7                             -543.47  
    0:03:28  411584.7      0.00       0.0 40496520.7                             -543.47  
    0:03:30  411498.3      0.00       0.0 40496520.7                             -543.44  
    0:03:31  411411.9      0.00       0.0 40496520.7                             -543.44  
    0:03:33  411325.5      0.00       0.0 40496520.7                             -543.44  
    0:03:36  411256.8      0.00       0.0 40496520.7                             -543.44  
    0:03:37  411256.8      0.00       0.0 40496520.7                             -543.44  
    0:03:37  411256.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411256.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:38  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:39  411252.8      0.00       0.0 40496520.7                             -543.44  
    0:03:39  411506.9      0.00       0.0 40496520.7 iFETCH/iDBP/BTB_reg[7][3]/D   -541.23  
    0:03:39  411761.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[0][0][0]/D   -538.21  
    0:03:39  412015.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[0][7][13]/D   -536.35  
    0:03:39  412269.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[1][7][10]/D   -534.49  
    0:03:39  412523.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[2][7][7]/D   -532.63  
    0:03:39  412777.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[3][7][4]/D   -530.77  
    0:03:39  413031.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[4][7][1]/D   -528.91  
    0:03:39  413285.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[5][6][14]/D   -527.05  
    0:03:39  413540.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[6][6][11]/D   -525.19  
    0:03:39  413794.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[7][6][8]/D   -523.33  
    0:03:39  414048.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[8][6][5]/D   -521.47  
    0:03:39  414302.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[9][6][2]/D   -519.62  
    0:03:39  414556.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[10][5][15]/D   -517.76  
    0:03:39  414810.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[11][5][12]/D   -515.90  
    0:03:39  415064.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[12][5][9]/D   -514.04  
    0:03:40  415319.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[13][5][6]/D   -512.18  
    0:03:40  415573.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[14][5][3]/D   -510.32  
    0:03:40  415827.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[15][5][0]/D   -508.46  
    0:03:40  416081.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[16][4][13]/D   -506.60  
    0:03:40  416335.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[17][4][10]/D   -504.74  
    0:03:40  416589.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[18][4][7]/D   -502.88  
    0:03:40  416843.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[19][4][4]/D   -501.02  
    0:03:40  417098.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[20][4][1]/D   -499.16  
    0:03:40  417352.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[21][3][14]/D   -497.31  
    0:03:40  417606.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[22][3][11]/D   -495.45  
    0:03:40  417860.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[23][3][8]/D   -493.59  
    0:03:40  418114.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[24][3][5]/D   -491.73  
    0:03:40  418368.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[25][3][2]/D   -489.87  
    0:03:40  418623.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[26][2][15]/D   -488.01  
    0:03:40  418877.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[27][2][12]/D   -486.15  
    0:03:40  419131.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[28][2][9]/D   -484.29  
    0:03:41  419385.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[29][2][6]/D   -482.43  
    0:03:41  419639.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[30][2][3]/D   -480.57  
    0:03:41  419893.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[31][2][0]/D   -478.71  
    0:03:41  420147.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[32][1][13]/D   -476.85  
    0:03:41  420402.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[33][1][10]/D   -474.99  
    0:03:41  420656.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[34][1][7]/D   -473.14  
    0:03:41  420910.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[35][1][4]/D   -471.28  
    0:03:41  421164.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[36][1][1]/D   -469.42  
    0:03:41  421418.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[37][0][14]/D   -467.56  
    0:03:41  421672.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[38][0][11]/D   -465.70  
    0:03:41  421926.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[39][0][8]/D   -463.84  
    0:03:41  422181.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[40][0][5]/D   -461.98  
    0:03:41  422435.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[41][0][2]/D   -460.12  
    0:03:41  422689.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[41][7][15]/D   -458.26  
    0:03:41  422943.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[42][7][12]/D   -456.40  
    0:03:41  423197.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[43][7][9]/D   -454.54  
    0:03:41  423451.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[44][7][6]/D   -452.68  
    0:03:42  423705.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[45][7][3]/D   -450.83  
    0:03:42  423960.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[46][7][0]/D   -448.97  
    0:03:42  424214.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[47][6][13]/D   -447.11  
    0:03:42  424468.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[48][6][10]/D   -445.25  
    0:03:42  424722.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[49][6][7]/D   -443.39  
    0:03:42  424976.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[50][6][4]/D   -441.53  
    0:03:42  425230.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[51][6][1]/D   -439.67  
    0:03:42  425484.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[52][5][14]/D   -437.81  
    0:03:42  425739.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[53][5][11]/D   -435.95  
    0:03:42  425993.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[54][5][8]/D   -434.09  
    0:03:42  426247.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[55][5][5]/D   -432.23  
    0:03:42  426501.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[56][5][2]/D   -430.37  
    0:03:42  426755.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[57][4][15]/D   -428.52  
    0:03:42  427009.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[58][4][12]/D   -426.66  
    0:03:42  427263.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[59][4][9]/D   -424.80  
    0:03:42  427518.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[60][4][6]/D   -422.94  
    0:03:42  427772.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[61][4][3]/D   -421.08  
    0:03:43  428026.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[62][4][0]/D   -419.22  
    0:03:43  428280.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[63][3][13]/D   -417.36  
    0:03:43  428534.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[0][3][10]/D   -415.50  
    0:03:43  428788.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[1][3][7]/D   -413.64  
    0:03:43  429042.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[2][3][4]/D   -411.78  
    0:03:43  429297.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[3][3][1]/D   -409.92  
    0:03:43  429551.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[4][2][14]/D   -408.06  
    0:03:43  429805.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[5][2][11]/D   -406.20  
    0:03:43  430059.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[6][2][8]/D   -404.35  
    0:03:43  430313.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[7][2][5]/D   -402.49  
    0:03:43  430567.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[8][2][2]/D   -400.63  
    0:03:43  430821.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[9][1][15]/D   -398.77  
    0:03:43  431076.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[10][1][12]/D   -396.91  
    0:03:43  431330.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[11][1][9]/D   -395.05  
    0:03:43  431584.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[12][1][6]/D   -393.19  
    0:03:43  431838.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[13][1][3]/D   -391.33  
    0:03:43  432092.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[14][1][0]/D   -389.47  
    0:03:44  432346.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[15][0][13]/D   -387.61  
    0:03:44  432600.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[16][0][10]/D   -385.75  
    0:03:44  432855.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[17][0][7]/D   -383.89  
    0:03:44  433109.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[18][0][4]/D   -382.04  
    0:03:44  433363.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[19][0][1]/D   -380.18  
    0:03:44  433617.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[19][7][14]/D   -378.32  
    0:03:44  433871.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[20][7][11]/D   -376.46  
    0:03:44  434125.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[21][7][8]/D   -374.60  
    0:03:44  434379.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[22][7][5]/D   -372.74  
    0:03:44  434634.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[23][7][2]/D   -370.88  
    0:03:44  434888.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[24][6][15]/D   -369.02  
    0:03:44  435142.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[25][6][12]/D   -367.16  
    0:03:44  435396.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[26][6][9]/D   -365.30  
    0:03:44  435650.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[27][6][6]/D   -363.44  
    0:03:44  435904.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[28][6][3]/D   -361.58  
    0:03:44  436158.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[29][6][0]/D   -359.73  
    0:03:44  436413.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[30][5][13]/D   -357.87  
    0:03:45  436667.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[31][5][10]/D   -356.01  
    0:03:45  436921.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[32][5][7]/D   -354.15  
    0:03:45  437175.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[33][5][4]/D   -352.29  
    0:03:45  437429.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[34][5][1]/D   -350.43  
    0:03:45  437683.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[35][4][14]/D   -348.57  
    0:03:45  437937.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[36][4][11]/D   -346.71  
    0:03:45  438192.0      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[37][4][8]/D   -344.85  
    0:03:45  438446.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[38][4][5]/D   -342.99  
    0:03:45  438700.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[39][4][2]/D   -341.13  
    0:03:45  438954.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[40][3][15]/D   -339.27  
    0:03:45  439208.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[41][3][12]/D   -337.41  
    0:03:45  439462.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[42][3][9]/D   -335.56  
    0:03:45  439716.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[43][3][6]/D   -333.70  
    0:03:45  439971.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[44][3][3]/D   -331.84  
    0:03:45  440225.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[45][3][0]/D   -329.98  
    0:03:45  440479.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[46][2][13]/D   -328.12  
    0:03:46  440733.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[47][2][10]/D   -326.26  
    0:03:46  440987.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[48][2][7]/D   -324.40  
    0:03:46  441241.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[49][2][4]/D   -322.54  
    0:03:46  441495.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[50][2][1]/D   -320.68  
    0:03:46  441750.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[51][1][14]/D   -318.82  
    0:03:46  442004.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[52][1][11]/D   -316.96  
    0:03:46  442258.3      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[53][1][8]/D   -315.10  
    0:03:46  442512.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[54][1][5]/D   -313.25  
    0:03:46  442766.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[55][1][2]/D   -311.39  
    0:03:46  443020.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[56][0][15]/D   -309.53  
    0:03:46  443274.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[57][0][12]/D   -307.67  
    0:03:46  443529.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[58][0][9]/D   -305.81  
    0:03:46  443783.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[59][0][6]/D   -303.95  
    0:03:46  444037.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[60][0][3]/D   -302.09  
    0:03:46  444291.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[61][0][0]/D   -300.23  
    0:03:46  444545.6      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[61][7][13]/D   -298.37  
    0:03:46  444799.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[62][7][10]/D   -296.51  
    0:03:47  445053.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[63][7][7]/D   -294.65  
    0:03:47  445308.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[14][4]/D   -292.19  
    0:03:47  445562.2      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[30][1]/D   -290.33  
    0:03:47  445816.4      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[45][6]/D   -288.47  
    0:03:47  446070.5      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[61][3]/D   -286.62  
    0:03:47  446324.7      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[13][0]/D   -283.77  
    0:03:47  446578.8      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[28][5]/D   -280.74  
    0:03:47  446832.9      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[44][2]/D   -277.70  
    0:03:47  447087.1      0.00       0.0 40496520.7 iINSTR_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[59][7]/D   -274.67  
    0:03:47  447341.2      0.00       0.0 40496520.7 iIF_ID/IF_ID_predicted_target_reg[12]/D   -272.52  
    0:03:47  447593.3      0.00       0.0 40496520.7 iDECODE/iRF/regfile_reg[9][1]/D   -270.85  
    0:03:47  447847.5      0.00       0.0 40496520.7 iDECODE/iRF/regfile_reg[2][14]/D   -268.99  
    0:03:48  448101.6      0.00       0.0 40496520.7 iID_EX/ID_EX_SrcReg1_reg[2]/D   -267.23  
    0:03:48  448355.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[0][2][7]/D   -265.07  
    0:03:48  448609.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[1][2][4]/D   -263.21  
    0:03:48  448864.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[2][2][1]/D   -261.35  
    0:03:48  449118.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[3][1][14]/D   -259.49  
    0:03:48  449372.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[4][1][11]/D   -257.63  
    0:03:48  449626.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[5][1][8]/D   -255.77  
    0:03:48  449880.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[6][1][5]/D   -253.91  
    0:03:48  450134.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[7][1][2]/D   -252.05  
    0:03:48  450388.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[8][0][15]/D   -250.19  
    0:03:48  450643.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[9][0][12]/D   -248.33  
    0:03:48  450897.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[10][0][9]/D   -246.47  
    0:03:48  451151.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[11][0][6]/D   -244.61  
    0:03:49  451405.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[12][0][3]/D   -242.76  
    0:03:49  451659.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[13][0][0]/D   -240.90  
    0:03:49  451913.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[13][7][13]/D   -239.04  
    0:03:49  452167.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[14][7][10]/D   -237.18  
    0:03:49  452422.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[15][7][7]/D   -235.32  
    0:03:49  452676.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[16][7][4]/D   -233.46  
    0:03:49  452930.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[17][7][1]/D   -231.60  
    0:03:49  453184.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[18][6][14]/D   -229.74  
    0:03:49  453438.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[19][6][11]/D   -227.88  
    0:03:49  453692.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[20][6][8]/D   -226.02  
    0:03:49  453946.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[21][6][5]/D   -224.16  
    0:03:49  454201.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[22][6][2]/D   -222.30  
    0:03:49  454455.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[23][5][15]/D   -220.45  
    0:03:49  454709.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[24][5][12]/D   -218.59  
    0:03:49  454963.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[25][5][9]/D   -216.73  
    0:03:49  455217.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[26][5][6]/D   -214.87  
    0:03:49  455471.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[27][5][3]/D   -213.01  
    0:03:50  455725.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[28][5][0]/D   -211.15  
    0:03:50  455980.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[29][4][13]/D   -209.29  
    0:03:50  456234.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[30][4][10]/D   -207.43  
    0:03:50  456488.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[31][4][7]/D   -205.57  
    0:03:50  456742.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[32][4][4]/D   -203.71  
    0:03:50  456996.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[33][4][1]/D   -201.85  
    0:03:50  457250.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[34][3][14]/D   -199.99  
    0:03:50  457505.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[35][3][11]/D   -198.14  
    0:03:50  457759.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[36][3][8]/D   -196.28  
    0:03:50  458013.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[37][3][5]/D   -194.42  
    0:03:50  458267.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[38][3][2]/D   -192.56  
    0:03:50  458521.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[39][2][15]/D   -190.70  
    0:03:50  458775.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[40][2][12]/D   -188.84  
    0:03:50  459029.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[41][2][9]/D   -186.98  
    0:03:50  459284.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[42][2][6]/D   -185.12  
    0:03:50  459538.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[43][2][3]/D   -183.26  
    0:03:50  459792.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[44][2][0]/D   -181.40  
    0:03:50  460046.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[45][1][13]/D   -179.54  
    0:03:51  460300.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[46][1][10]/D   -177.68  
    0:03:51  460554.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[47][1][7]/D   -175.82  
    0:03:51  460808.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[48][1][4]/D   -173.97  
    0:03:51  461063.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[49][1][1]/D   -172.11  
    0:03:51  461317.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[50][0][14]/D   -170.25  
    0:03:51  461571.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[51][0][11]/D   -168.39  
    0:03:51  461825.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[52][0][8]/D   -166.53  
    0:03:51  462079.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[53][0][5]/D   -164.67  
    0:03:51  462333.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[54][0][2]/D   -162.81  
    0:03:51  462587.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[54][7][15]/D   -160.95  
    0:03:51  462842.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[55][7][12]/D   -159.09  
    0:03:51  463096.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[56][7][9]/D   -157.23  
    0:03:51  463350.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[57][7][6]/D   -155.37  
    0:03:51  463604.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[58][7][3]/D   -153.51  
    0:03:51  463858.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[59][7][0]/D   -151.66  
    0:03:51  464112.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[60][6][13]/D   -149.80  
    0:03:51  464366.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[61][6][10]/D   -147.94  
    0:03:52  464621.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[62][6][7]/D   -146.08  
    0:03:52  464875.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_first_way_reg[63][6][4]/D   -144.22  
    0:03:52  465129.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[0][6][1]/D   -142.36  
    0:03:52  465383.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[1][5][14]/D   -140.50  
    0:03:52  465637.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[2][5][11]/D   -138.64  
    0:03:52  465891.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[3][5][8]/D   -136.78  
    0:03:52  466145.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[4][5][5]/D   -134.92  
    0:03:52  466400.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[5][5][2]/D   -133.06  
    0:03:52  466654.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[6][4][15]/D   -131.20  
    0:03:52  466908.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[7][4][12]/D   -129.35  
    0:03:52  467162.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[8][4][9]/D   -127.49  
    0:03:52  467416.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[9][4][6]/D   -125.63  
    0:03:52  467670.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[10][4][3]/D   -123.77  
    0:03:52  467924.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[11][4][0]/D   -121.91  
    0:03:52  468179.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[12][3][13]/D   -120.05  
    0:03:52  468433.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[13][3][10]/D   -118.19  
    0:03:52  468687.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[14][3][7]/D   -116.33  
    0:03:53  468941.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[15][3][4]/D   -114.47  
    0:03:53  469195.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[16][3][1]/D   -112.61  
    0:03:53  469449.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[17][2][14]/D   -110.75  
    0:03:53  469703.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[18][2][11]/D   -108.89  
    0:03:53  469958.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[19][2][8]/D   -107.03  
    0:03:53  470212.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[20][2][5]/D   -105.18  
    0:03:53  470466.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[21][2][2]/D   -103.32  
    0:03:53  470720.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[22][1][15]/D   -101.46  
    0:03:53  470974.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[23][1][12]/D    -99.60  
    0:03:53  471228.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[24][1][9]/D    -97.74  
    0:03:53  471482.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[25][1][6]/D    -95.88  
    0:03:53  471737.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[26][1][3]/D    -94.02  
    0:03:53  471991.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[27][1][0]/D    -92.16  
    0:03:53  472245.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[28][0][13]/D    -90.30  
    0:03:53  472499.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[29][0][10]/D    -88.44  
    0:03:53  472753.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[30][0][7]/D    -86.58  
    0:03:53  473007.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[31][0][4]/D    -84.72  
    0:03:54  473261.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[32][0][1]/D    -82.87  
    0:03:54  473516.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[32][7][14]/D    -81.01  
    0:03:54  473770.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[33][7][11]/D    -79.15  
    0:03:54  474024.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[34][7][8]/D    -77.29  
    0:03:54  474278.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[35][7][5]/D    -75.43  
    0:03:54  474532.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[36][7][2]/D    -73.57  
    0:03:54  474786.7      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[37][6][15]/D    -71.71  
    0:03:54  475040.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[38][6][12]/D    -69.85  
    0:03:54  475295.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[39][6][9]/D    -67.99  
    0:03:54  475549.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[40][6][6]/D    -66.13  
    0:03:54  475803.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[41][6][3]/D    -64.27  
    0:03:54  476057.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[42][6][0]/D    -62.41  
    0:03:54  476311.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[43][5][13]/D    -60.56  
    0:03:54  476565.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[44][5][10]/D    -58.70  
    0:03:54  476819.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[45][5][7]/D    -56.84  
    0:03:54  477074.0      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[46][5][4]/D    -54.98  
    0:03:54  477328.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[47][5][1]/D    -53.12  
    0:03:54  477582.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[48][4][14]/D    -51.26  
    0:03:55  477836.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[49][4][11]/D    -49.40  
    0:03:55  478090.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[50][4][8]/D    -47.54  
    0:03:55  478344.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[51][4][5]/D    -45.68  
    0:03:55  478598.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[52][4][2]/D    -43.82  
    0:03:55  478853.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[53][3][15]/D    -41.96  
    0:03:55  479107.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[54][3][12]/D    -40.10  
    0:03:55  479361.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[55][3][9]/D    -38.24  
    0:03:55  479615.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[56][3][6]/D    -36.39  
    0:03:55  479869.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[57][3][3]/D    -34.53  
    0:03:55  480123.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[58][3][0]/D    -32.67  
    0:03:55  480377.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[59][2][13]/D    -30.81  
    0:03:55  480632.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[60][2][10]/D    -28.95  
    0:03:55  480886.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[61][2][7]/D    -27.09  
    0:03:55  481140.3      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[62][2][4]/D    -25.23  
    0:03:55  481394.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iDA/block_second_way_reg[63][2][1]/D    -23.37  
    0:03:55  481648.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[3][6]/D    -21.22  
    0:03:55  481902.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[19][3]/D    -19.05  
    0:03:56  482156.9      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[35][0]/D    -17.19  
    0:03:56  482411.1      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_first_way_reg[50][5]/D    -15.33  
    0:03:56  482665.2      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[2][2]/D    -13.30  
    0:03:56  482919.4      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[17][7]/D    -10.26  
    0:03:56  483173.5      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[33][4]/D     -7.23  
    0:03:56  483427.6      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE/iMDA/tag_array_second_way_reg[49][1]/D     -4.19  
    0:03:56  483681.8      0.00       0.0 40496520.7 iDATA_MEM_CACHE/iL1_CACHE_CONTROLLER/memory_address_3_reg[15]/D     -1.25  
    0:03:57  483852.6      0.00       0.0 40496520.7                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
CPU Load: 20%, Ram Free: 5 GB, Swap Free: 1 GB, Work Disk Free: 25 GB, Tmp Disk Free: 819 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Sat Apr 26 10:27:40 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'proc', cell 'iINSTR_MEM_CACHE/iL1_CACHE_CONTROLLER/cache_memory_address_reg[0]' does not drive any nets. (LINT-1)
Warning: In design 'proc', cell 'iDATA_MEM_CACHE/iL1_CACHE_CONTROLLER/cache_memory_address_reg[0]' does not drive any nets. (LINT-1)
Writing verilog file '/filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU_extra/Extra-Credit/designs/proc.vg'.
 
****************************************
Report : register
Design : proc
Version: V-2023.12-SP5
Date   : Sat Apr 26 10:27:52 2025
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Total 0 cells                                             0.000000
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Sat Apr 26 10:27:52 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'proc', cell 'iINSTR_MEM_CACHE/iL1_CACHE_CONTROLLER/cache_memory_address_reg[0]' does not drive any nets. (LINT-1)
Warning: In design 'proc', cell 'iDATA_MEM_CACHE/iL1_CACHE_CONTROLLER/cache_memory_address_reg[0]' does not drive any nets. (LINT-1)

Memory usage for this session 1135 Mbytes.
Memory usage for this session including child processes 1135 Mbytes.
CPU usage for this session 462 seconds ( 0.13 hours ).
Elapsed time for this session 465 seconds ( 0.13 hours ).

Thank you...
