$date
	Sun Mar 17 19:37:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controller_test $end
$var wire 1 ! wr $end
$var wire 1 " sel $end
$var wire 1 # rd $end
$var wire 1 $ ld_pc $end
$var wire 1 % ld_ir $end
$var wire 1 & ld_ac $end
$var wire 1 ' inc_pc $end
$var wire 1 ( halt $end
$var wire 1 ) data_e $end
$var parameter 32 * ADD $end
$var parameter 32 + AND $end
$var parameter 32 , HLT $end
$var parameter 32 - JMP $end
$var parameter 32 . LDA $end
$var parameter 32 / SKZ $end
$var parameter 32 0 STO $end
$var parameter 32 1 XOR $end
$var reg 3 2 opcode [2:0] $end
$var reg 3 3 phase [2:0] $end
$var reg 1 4 zero $end
$scope module controller_inst $end
$var wire 3 5 opcode [2:0] $end
$var wire 3 6 phase [2:0] $end
$var wire 1 4 zero $end
$var parameter 32 7 ADD $end
$var parameter 32 8 ALU_OP $end
$var parameter 32 9 AND $end
$var parameter 32 : HLT $end
$var parameter 32 ; IDLE $end
$var parameter 32 < INST_ADDR $end
$var parameter 32 = INST_FETCH $end
$var parameter 32 > INST_LOAD $end
$var parameter 32 ? JMP $end
$var parameter 32 @ LDA $end
$var parameter 32 A OP_ADDR $end
$var parameter 32 B OP_FETCH $end
$var parameter 32 C SKZ $end
$var parameter 32 D STO $end
$var parameter 32 E STORE $end
$var parameter 32 F XOR $end
$var reg 1 G INTER_ALUOP $end
$var reg 1 H INTER_HALT $end
$var reg 1 I INTER_JMP $end
$var reg 1 J INTER_SKZ $end
$var reg 1 K INTER_STO $end
$var reg 1 ) data_e $end
$var reg 1 ( halt $end
$var reg 1 ' inc_pc $end
$var reg 1 & ld_ac $end
$var reg 1 % ld_ir $end
$var reg 1 $ ld_pc $end
$var reg 1 # rd $end
$var reg 1 " sel $end
$var reg 1 ! wr $end
$upscope $end
$scope task expect $end
$var reg 9 L exp_out [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 F
b111 E
b110 D
b1 C
b101 B
b100 A
b101 @
b111 ?
b10 >
b1 =
b0 <
b11 ;
b0 :
b11 9
b110 8
b10 7
b100 1
b110 0
b1 /
b101 .
b111 -
b0 ,
b11 +
b10 *
$end
#0
$dumpvars
bx L
0K
0J
0I
1H
0G
b0 6
b0 5
04
b0 3
b0 2
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#1
1#
b1 3
b1 6
b100000000 L
#2
1%
b10 3
b10 6
b110000000 L
#3
b11 3
b11 6
b111000000 L
#4
1'
1(
0%
0#
0"
b100 3
b100 6
#5
0'
0(
b101 3
b101 6
b110000 L
#6
b110 3
b110 6
b0 L
#7
b111 3
b111 6
#8
1"
0H
b0 3
b0 6
b1 2
b1 5
#9
1#
b1 3
b1 6
b100000000 L
#10
1%
b10 3
b10 6
b110000000 L
#11
b11 3
b11 6
b111000000 L
#12
1'
0%
0#
0"
b100 3
b100 6
#13
0'
b101 3
b101 6
b100000 L
#14
b110 3
b110 6
b0 L
#15
1'
1J
14
#16
0'
b111 3
b111 6
b100000 L
#17
1"
0J
1G
b0 3
b0 6
b10 2
b10 5
b0 L
#18
1#
b1 3
b1 6
b100000000 L
#19
1%
b10 3
b10 6
b110000000 L
#20
b11 3
b11 6
b111000000 L
#21
1'
0%
0#
0"
b100 3
b100 6
#22
0'
1#
b101 3
b101 6
b100000 L
#23
b110 3
b110 6
b10000000 L
#24
1&
b111 3
b111 6
#25
0&
0#
1"
b0 3
b0 6
b11 2
b11 5
b10000010 L
#26
1#
b1 3
b1 6
b100000000 L
#27
1%
b10 3
b10 6
b110000000 L
#28
b11 3
b11 6
b111000000 L
#29
1'
0%
0#
0"
b100 3
b100 6
#30
0'
1#
b101 3
b101 6
b100000 L
#31
b110 3
b110 6
b10000000 L
#32
1&
b111 3
b111 6
#33
0&
0#
1"
b0 3
b0 6
b100 2
b100 5
b10000010 L
#34
1#
b1 3
b1 6
b100000000 L
#35
1%
b10 3
b10 6
b110000000 L
#36
b11 3
b11 6
b111000000 L
#37
1'
0%
0#
0"
b100 3
b100 6
#38
0'
1#
b101 3
b101 6
b100000 L
#39
b110 3
b110 6
b10000000 L
#40
1&
b111 3
b111 6
#41
0&
0#
1"
b0 3
b0 6
b101 2
b101 5
b10000010 L
#42
1#
b1 3
b1 6
b100000000 L
#43
1%
b10 3
b10 6
b110000000 L
#44
b11 3
b11 6
b111000000 L
#45
1'
0%
0#
0"
b100 3
b100 6
#46
0'
1#
b101 3
b101 6
b100000 L
#47
b110 3
b110 6
b10000000 L
#48
1&
b111 3
b111 6
#49
0&
0#
1"
1K
0G
b0 3
b0 6
b110 2
b110 5
b10000010 L
#50
1#
b1 3
b1 6
b100000000 L
#51
1%
b10 3
b10 6
b110000000 L
#52
b11 3
b11 6
b111000000 L
#53
1'
0%
0#
0"
b100 3
b100 6
#54
0'
b101 3
b101 6
b100000 L
#55
1)
b110 3
b110 6
b0 L
#56
1!
b111 3
b111 6
b100 L
#57
0)
0!
1"
0K
1I
b0 3
b0 6
b111 2
b111 5
b101 L
#58
1#
b1 3
b1 6
b100000000 L
#59
1%
b10 3
b10 6
b110000000 L
#60
b11 3
b11 6
b111000000 L
#61
1'
0%
0#
0"
b100 3
b100 6
#62
0'
b101 3
b101 6
b100000 L
#63
1$
b110 3
b110 6
b0 L
#64
b111 3
b111 6
b1000 L
#65
