# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/task1.vhd" \
"../../../../project_1.srcs/sources_1/new/design.vhd" \
"../../../../project_1.srcs/sources_1/new/task2.vhd" \

vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/task3.vhd" \
"../../../../project_1.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
