INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thiago Monteiro/Downloads/project_2/project_2.sim/sim_1/synth/func/xsim/pong_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hvsync_generator
INFO: [VRFC 10-311] analyzing module pong
INFO: [VRFC 10-311] analyzing module glbl
