/*
 * ATMEGA32.h
 *
 *  Created on: Nov 1, 2024
 *      Author: Mohamed Abd El Hakeem El Said Ali
 */

#ifndef INC_ATMEGA32_H_
#define INC_ATMEGA32_H_


//-----------------------------
//Includes
#include <stdio.h>
#include <stdlib.h>
//-----------------------------


//-----------------------------
//Base addresses for Memories
#define FLASH_Memory_BASE     						0x0000
#define SRAM_BASE              						0x0060
//-----------------------------

//...............................
//Interrupt_Adresseses
#define GICR						        *(volatile unsigned char *)(0x5B)
#define GIFR       				            *(volatile unsigned long *)(0x5A)
#define MCUCR       				        *(volatile unsigned long *)(0x55)
#define NVIC_ISER2       				*(volatile unsigned long *)(NVIC_BASE+ 0x008)
#define NVIC_ICER0       				*(volatile unsigned long *)(NVIC_BASE+ 0x080)
#define NVIC_ICER1       				*(volatile unsigned long *)(NVIC_BASE+ 0x084)
#define NVIC_ICER2       				*(volatile unsigned long *)(NVIC_BASE+ 0x088)






//-----------------------------
//Base addresses for BUS Peripherals
/*Base addresses for AHB Peripherals*/
#define RCC_BASE                                  (Peripherals_BASE + 0x00021000UL)



/*Base addresses for APB2  Peripherals*/

//GPIO
//A, B fully included in LQFP48 Package
#define GPIOA_BASE      (Peripherals_BASE + 0x00010800UL)
#define GPIOB_BASE      (Peripherals_BASE + 0x00010C00UL)
//C, D partial included in LQFP48 Package
#define GPIOC_BASE      (Peripherals_BASE + 0x00011000UL)
#define GPIOD_BASE      (Peripherals_BASE + 0x00011400UL)
//E, P Not  included in LQFP48 Package
#define GPIOE_BASE      (Peripherals_BASE + 0x00011800UL)


//Alternative & External Interrupt
#define AFIO_BASE      (Peripherals_BASE + 0x00010000UL)
#define EXTI_BASE      (Peripherals_BASE + 0x00010400UL)


/*Base addresses for APB1  Peripherals*/
//..........
//-----------------------------




//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:RCC
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{

	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t AHBENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t APB1ENR;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
}RCC_TypedDef;




//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:GPIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{

	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;
}GPIO_TypedDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:AFIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{

	volatile uint32_t EVCR;
	volatile uint32_t MAPR;
	volatile uint32_t EXTICR[4];
	uint32_t RESERVED0;
	volatile uint32_t MAPR2;
}AFIO_TypedDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:EXTI
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{

	volatile uint32_t IMR;
	volatile uint32_t EMR;
	volatile uint32_t RTSR;
	volatile uint32_t FTSR;
	volatile uint32_t SWIER;
	volatile uint32_t PR;
}EXTI_TypedDef;






//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants:
#define RCC     			 ((RCC_TypedDef*) RCC_BASE    )


#define GPIOA                ((GPIO_TypedDef*) GPIOA_BASE )
#define GPIOB                ((GPIO_TypedDef*) GPIOB_BASE )
#define GPIOC                ((GPIO_TypedDef*) GPIOC_BASE )
#define GPIOD                ((GPIO_TypedDef*) GPIOD_BASE )
#define GPIOE                ((GPIO_TypedDef*) GPIOE_BASE )

#define AFIO                 ((AFIO_TypedDef*) AFIO_BASE  )
#define EXTI                 ((EXTI_TypedDef*) EXTI_BASE  )
//-*-*-*-*-*-*-*-*-*-*-*



//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:RCC_GPIO
#define GPIOA_CLOCK_ENABLE     (RCC->APB2ENR |= (1 << 2)  )
#define GPIOB_CLOCK_ENABLE     (RCC->APB2ENR |= (1 << 3)  )
#define GPIOC_CLOCK_ENABLE     (RCC->APB2ENR |= (1 << 4)  )
#define GPIOD_CLOCK_ENABLE     (RCC->APB2ENR |= (1 << 5)  )

//clock disable Macros:RCC_GPIO
#define GPIOA_CLOCK_DISABLE    (RCC->APB2ENR &= ~(1 << 2) )
#define GPIOB_CLOCK_DISABLE    (RCC->APB2ENR &= ~(1 << 3) )
#define GPIOC_CLOCK_DISABLE    (RCC->APB2ENR &= ~(1 << 4) )
#define GPIOD_CLOCK_DISABLE    (RCC->APB2ENR &= ~(1 << 5) )

//clock enable Macros:RCC_AFIO
#define AFIO_CLOCK_ENABLE      (RCC->APB2ENR |=  (1 << 0) )

//clock enable Macros:RCC_AFIO
#define AFIO_CLOCK_DISABLE     (RCC->APB2ENR &= ~(1 << 0) )

//-*-*-*-*-*-*-*-*-*-*-*





//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*
//IVT----------EXTIx:
#define EXTI0_IRQ        0
#define EXTI1_IRQ        1
#define EXTI2_IRQ        2
#define EXTI3_IRQ        3
#define EXTI4_IRQ        4
#define EXTI5_IRQ        5
#define EXTI6_IRQ        6
#define EXTI7_IRQ        7
#define EXTI8_IRQ        8
#define EXTI9_IRQ        9
#define EXTI10_IRQ       10
#define EXTI11_IRQ       11
#define EXTI12_IRQ       12
#define EXTI13_IRQ       13
#define EXTI14_IRQ       14
#define EXTI15_IRQ       15


//NVIC_EXTI_IRQ_ENABLE_Define
#define NVIC_IRQ6_EXTI0_ENABLE     		       (NVIC_ISER0 |= (1 << 6))
#define NVIC_IRQ7_EXTI1_ENABLE    		       (NVIC_ISER0 |= (1 << 7))
#define NVIC_IRQ8_EXTI2_ENABLE     		       (NVIC_ISER0 |= (1 << 8))
#define NVIC_IRQ9_EXTI3_ENABLE     		       (NVIC_ISER0 |= (1 << 9))
#define NVIC_IRQ10_EXTI4_ENABLE     	       (NVIC_ISER0 |= (1 << 10))
#define NVIC_IRQ23_EXTI5_9_ENABLE    	       (NVIC_ISER0 |= (1 << 23))
#define NVIC_IRQ40_EXTI10_15_ENABLE    	       (NVIC_ISER1 |= (1 << 8)) //40-32=8

//NVIC_EXTI_IRQ_DISABLE_Define
#define NVIC_IRQ6_EXTI0_DISABLE                (NVIC_ISER0 &=  ~(1 << 6))
#define NVIC_IRQ7_EXTI1_DISABLE    		       (NVIC_ISER0 &=  ~(1 << 7))
#define NVIC_IRQ8_EXTI2_DISABLE     		   (NVIC_ISER0 &=  ~(1 << 8))
#define NVIC_IRQ9_EXTI3_DISABLE     		   (NVIC_ISER0 &=  ~(1 << 9))
#define NVIC_IRQ10_EXTI4_DISABLE     	 	   (NVIC_ISER0 &=  ~(1 << 10))
#define NVIC_IRQ23_EXTI5_9_DISABLE    	 	   (NVIC_ISER0 &=  ~(1 << 23))
#define NVIC_IRQ40_EXTI10_15_DISABLE    	   (NVIC_ISER1 &=  ~(1 << 8)) //40-32=







#endif /* INC_ATMEGA32_H_ */
