{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524304174575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524304174590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 18:49:34 2018 " "Processing started: Sat Apr 21 18:49:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524304174590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524304174590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RPMPv3 -c RPMPv3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RPMPv3 -c RPMPv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524304174590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524304175679 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1524304175679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RPMPv3.v(60) " "Verilog HDL warning at RPMPv3.v(60): extended using \"x\" or \"z\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524304194963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RPMPv3.v(97) " "Verilog HDL information at RPMPv3.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524304194963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpmpv3.v 1 1 " "Found 1 design units, including 1 entities, in source file rpmpv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPMPv3 " "Found entity 1: RPMPv3" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524304194963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524304194963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RPMPv3 " "Elaborating entity \"RPMPv3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524304195010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time0 RPMPv3.v(31) " "Verilog HDL or VHDL warning at RPMPv3.v(31): object \"time0\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata RPMPv3.v(34) " "Verilog HDL or VHDL warning at RPMPv3.v(34): object \"wdata\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw RPMPv3.v(35) " "Verilog HDL or VHDL warning at RPMPv3.v(35): object \"rw\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iomem RPMPv3.v(36) " "Verilog HDL or VHDL warning at RPMPv3.v(36): object \"iomem\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rwait RPMPv3.v(39) " "Verilog HDL or VHDL warning at RPMPv3.v(39): object \"rwait\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rint RPMPv3.v(40) " "Verilog HDL or VHDL warning at RPMPv3.v(40): object \"rint\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbusdir RPMPv3.v(41) " "Verilog HDL or VHDL warning at RPMPv3.v(41): object \"rbusdir\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtest RPMPv3.v(49) " "Verilog HDL or VHDL warning at RPMPv3.v(49): object \"rtest\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ratn0 RPMPv3.v(51) " "Verilog HDL or VHDL warning at RPMPv3.v(51): object \"ratn0\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RATN_risingedge RPMPv3.v(54) " "Verilog HDL or VHDL warning at RPMPv3.v(54): object \"RATN_risingedge\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RATN_fallingedge RPMPv3.v(55) " "Verilog HDL or VHDL warning at RPMPv3.v(55): object \"RATN_fallingedge\" assigned a value but never read" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPMPv3.v(98) " "Verilog HDL assignment warning at RPMPv3.v(98): truncated value with size 32 to match size of target (8)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RPMPv3.v(153) " "Verilog HDL assignment warning at RPMPv3.v(153): truncated value with size 32 to match size of target (16)" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524304195026 "|RPMPv3"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[0\] " "Inserted always-enabled tri-state buffer between \"r\[0\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[1\] " "Inserted always-enabled tri-state buffer between \"r\[1\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[2\] " "Inserted always-enabled tri-state buffer between \"r\[2\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[3\] " "Inserted always-enabled tri-state buffer between \"r\[3\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[4\] " "Inserted always-enabled tri-state buffer between \"r\[4\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[5\] " "Inserted always-enabled tri-state buffer between \"r\[5\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[6\] " "Inserted always-enabled tri-state buffer between \"r\[6\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[7\] " "Inserted always-enabled tri-state buffer between \"r\[7\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[8\] " "Inserted always-enabled tri-state buffer between \"r\[8\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[9\] " "Inserted always-enabled tri-state buffer between \"r\[9\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[10\] " "Inserted always-enabled tri-state buffer between \"r\[10\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[11\] " "Inserted always-enabled tri-state buffer between \"r\[11\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[12\] " "Inserted always-enabled tri-state buffer between \"r\[12\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[13\] " "Inserted always-enabled tri-state buffer between \"r\[13\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[14\] " "Inserted always-enabled tri-state buffer between \"r\[14\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "r\[15\] " "Inserted always-enabled tri-state buffer between \"r\[15\]\" and its non-tri-state driver." {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1524304195481 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1524304195481 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "r\[0\]~synth " "Node \"r\[0\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[1\]~synth " "Node \"r\[1\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[2\]~synth " "Node \"r\[2\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[3\]~synth " "Node \"r\[3\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[4\]~synth " "Node \"r\[4\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[5\]~synth " "Node \"r\[5\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[6\]~synth " "Node \"r\[6\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[7\]~synth " "Node \"r\[7\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[8\]~synth " "Node \"r\[8\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[9\]~synth " "Node \"r\[9\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[10\]~synth " "Node \"r\[10\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[11\]~synth " "Node \"r\[11\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[12\]~synth " "Node \"r\[12\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[13\]~synth " "Node \"r\[13\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[14\]~synth " "Node \"r\[14\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""} { "Warning" "WMLS_MLS_NODE_NAME" "r\[15\]~synth " "Node \"r\[15\]~synth\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195496 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524304195496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nwait VCC " "Pin \"nwait\" is stuck at VCC" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|nwait"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad GND " "Pin \"ad\" is stuck at GND" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|ad"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd GND " "Pin \"cd\" is stuck at GND" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|cd"} { "Warning" "WMLS_MLS_STUCK_PIN" "nint VCC " "Pin \"nint\" is stuck at VCC" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|nint"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbusdir VCC " "Pin \"nbusdir\" is stuck at VCC" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|nbusdir"} { "Warning" "WMLS_MLS_STUCK_PIN" "ack GND " "Pin \"ack\" is stuck at GND" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524304195496 "|RPMPv3|ack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524304195496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m1 " "No output dependent on input pin \"m1\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|m1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iorq " "No output dependent on input pin \"iorq\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|iorq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmd\[0\] " "No output dependent on input pin \"cmd\[0\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|cmd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmd\[1\] " "No output dependent on input pin \"cmd\[1\]\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|cmd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk0 " "No output dependent on input pin \"clk0\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|clk0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "osc " "No output dependent on input pin \"osc\"" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524304195512 "|RPMPv3|osc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524304195512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524304195512 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524304195512 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524304195512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524304195512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524304195512 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "osc " "Pin \"osc\" is virtual input pin" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 14 -1 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1524304195528 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1524304195528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/output_files/RPMPv3.map.smsg " "Generated suppressed messages file C:/msys64/home/meesokim/msx-cartridge/rpmpv3/output_files/RPMPv3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524304195559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524304195590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 18:49:55 2018 " "Processing ended: Sat Apr 21 18:49:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524304195590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524304195590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524304195590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524304195590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524304198194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524304198213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 18:49:57 2018 " "Processing started: Sat Apr 21 18:49:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524304198213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524304198213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RPMPv3 -c RPMPv3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RPMPv3 -c RPMPv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524304198213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524304198560 ""}
{ "Info" "0" "" "Project  = RPMPv3" {  } {  } 0 0 "Project  = RPMPv3" 0 0 "Fitter" 0 0 1524304198561 ""}
{ "Info" "0" "" "Revision = RPMPv3" {  } {  } 0 0 "Revision = RPMPv3" 0 0 "Fitter" 0 0 1524304198562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524304198711 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1524304198711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RPMPv3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"RPMPv3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524304198717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524304198858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524304198858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524304198927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524304198940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524304199568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524304199568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524304199568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524304199568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524304199568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524304199568 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 69 " "No exact pin location assignment(s) for 1 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1524304199629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RPMPv3.sdc " "Synopsys Design Constraints File file not found: 'RPMPv3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524304199704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524304199704 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1524304199708 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1524304199708 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524304199709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524304199709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         gclk " "   1.000         gclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524304199709 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524304199709 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524304199711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524304199711 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524304199714 ""}
{ "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED" "pin gclk " "Promoted pin \"gclk\" with Global Signal logic option assignment" { { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_TO_LOCATION" "pin gclk PIN 12 " "Assigned pin \"gclk\" to location PIN 12" {  } { { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 24 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk" } } } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { gclk } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186213 "Assigned %1!s! \"%2!s!\" to location %3!s!" 0 0 "Design Software" 0 -1 1524304199717 ""} { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_REGION" "Global clock the entire device " "Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device" {  } {  } 0 186214 "Fan-outs that use the Global signal logic option setting %1!s! are assigned to %2!s!" 0 0 "Design Software" 0 -1 1524304199717 ""}  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 24 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { gclk } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186212 "Promoted %1!s! \"%2!s!\" with Global Signal logic option assignment" 0 0 "Fitter" 0 -1 1524304199717 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524304199721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1524304199724 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1524304199743 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1524304199754 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1524304199754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524304199754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524304199754 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1524304199783 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1524304199783 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1524304199783 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 30 8 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524304199784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 38 4 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524304199784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1524304199784 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1524304199784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524304199831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524304199837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524304199984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524304200062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524304200062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524304200464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524304200464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524304200495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524304200589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524304200589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524304200663 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524304200663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524304200664 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524304200664 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524304200693 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[0\] a permanently enabled " "Pin r\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[0\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[1\] a permanently enabled " "Pin r\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[1\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[2\] a permanently enabled " "Pin r\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[2\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[3\] a permanently enabled " "Pin r\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[3\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[4\] a permanently enabled " "Pin r\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[4\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[5\] a permanently enabled " "Pin r\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[5\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[6\] a permanently enabled " "Pin r\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[6\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[7\] a permanently enabled " "Pin r\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[7\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[8\] a permanently enabled " "Pin r\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[8\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[9\] a permanently enabled " "Pin r\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[9\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[10\] a permanently enabled " "Pin r\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[10\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[11\] a permanently enabled " "Pin r\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[11\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[12\] a permanently enabled " "Pin r\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[12\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[13\] a permanently enabled " "Pin r\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[13\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[14\] a permanently enabled " "Pin r\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[14\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r\[15\] a permanently enabled " "Pin r\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { r[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[15\]" } } } } { "RPMPv3.v" "" { Text "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/RPMPv3.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1524304200756 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1524304200756 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1524304200756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/meesokim/msx-cartridge/rpmpv3/output_files/RPMPv3.fit.smsg " "Generated suppressed messages file C:/msys64/home/meesokim/msx-cartridge/rpmpv3/output_files/RPMPv3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524304200803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524304200834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 18:50:00 2018 " "Processing ended: Sat Apr 21 18:50:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524304200834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524304200834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524304200834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524304200834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524304203050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524304203050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 18:50:02 2018 " "Processing started: Sat Apr 21 18:50:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524304203050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524304203050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RPMPv3 -c RPMPv3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RPMPv3 -c RPMPv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524304203050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524304203612 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524304203643 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524304203651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524304203847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 18:50:03 2018 " "Processing ended: Sat Apr 21 18:50:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524304203847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524304203847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524304203847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524304203847 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524304205079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524304206492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524304206492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 18:50:05 2018 " "Processing started: Sat Apr 21 18:50:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524304206492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304206492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RPMPv3 -c RPMPv3 " "Command: quartus_sta RPMPv3 -c RPMPv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304206492 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524304206835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207495 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RPMPv3.sdc " "Synopsys Design Constraints File file not found: 'RPMPv3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207897 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gclk gclk " "create_clock -period 1.000 -name gclk gclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524304207897 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524304207897 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1524304207913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.973 " "Worst-case setup slack is -3.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973             -79.024 gclk  " "   -3.973             -79.024 gclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.412 " "Worst-case hold slack is 1.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412               0.000 gclk  " "    1.412               0.000 gclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 gclk  " "   -2.289              -2.289 gclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524304207929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207929 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304207960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524304208007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 18:50:08 2018 " "Processing ended: Sat Apr 21 18:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524304208007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524304208007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524304208007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304208007 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524304209092 ""}
