{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511218020976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511218020978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:47:00 2017 " "Processing started: Mon Nov 20 17:47:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511218020978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218020978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218020979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511218021285 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1511218021285 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1511218021285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usart_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_t-rtl " "Found design unit 1: usart_t-rtl" {  } { { "usart_t.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041954 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart_t " "Found entity 1: usart_t" {  } { { "usart_t.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-rtl " "Found design unit 1: suma-rtl" {  } { { "suma.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041955 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file usart_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_pkg " "Found design unit 1: usart_pkg" {  } { { "usart_pkg.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file USART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USART-rtl " "Found design unit 1: USART-rtl" {  } { { "USART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041958 ""} { "Info" "ISGN_ENTITY_NAME" "1 USART " "Found entity 1: USART" {  } { { "USART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "repartidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file repartidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repartidor-rtl " "Found design unit 1: repartidor-rtl" {  } { { "repartidor.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041959 ""} { "Info" "ISGN_ENTITY_NAME" "1 repartidor " "Found entity 1: repartidor" {  } { { "repartidor.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-rtl " "Found design unit 1: reg1bit-rtl" {  } { { "reg1bit.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041960 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "habilitador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file habilitador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 habilitador-rtl " "Found design unit 1: habilitador-rtl" {  } { { "habilitador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041961 ""} { "Info" "ISGN_ENTITY_NAME" "1 habilitador " "Found entity 1: habilitador" {  } { { "habilitador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_reparticion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_reparticion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_reparticion-rtl " "Found design unit 1: guarda_reparticion-rtl" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041962 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_reparticion " "Found entity 1: guarda_reparticion" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corrimiento_registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corrimiento_registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corrimiento_registros-rtl " "Found design unit 1: corrimiento_registros-rtl" {  } { { "corrimiento_registros.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041963 ""} { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_registros " "Found entity 1: corrimiento_registros" {  } { { "corrimiento_registros.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorUSART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorUSART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorUSART-rtl " "Found design unit 1: contadorUSART-rtl" {  } { { "contadorUSART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041964 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorUSART " "Found entity 1: contadorUSART" {  } { { "contadorUSART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "PWM.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041965 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProyectoFinalCasiquenoEsteSi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProyectoFinalCasiquenoEsteSi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProyectoFinalCasiquenoEsteSi-inicial " "Found design unit 1: ProyectoFinalCasiquenoEsteSi-inicial" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProyectoFinalCasiquenoEsteSi " "Found entity 1: ProyectoFinalCasiquenoEsteSi" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina-arq " "Found design unit 1: Maquina-arq" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina " "Found entity 1: Maquina" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arc " "Found design unit 1: contador-arc" {  } { { "contador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041968 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_pkg " "Found design unit 1: componentes_pkg" {  } { { "componentes_pkg.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preescalar_reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preescalar_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preescalar_reloj-rtl " "Found design unit 1: preescalar_reloj-rtl" {  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041969 ""} { "Info" "ISGN_ENTITY_NAME" "1 preescalar_reloj " "Found entity 1: preescalar_reloj" {  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511218041969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218041969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProyectoFinalCasiquenoEsteSi " "Elaborating entity \"ProyectoFinalCasiquenoEsteSi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511218042041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preescalar_reloj preescalar_reloj:PRES " "Elaborating entity \"preescalar_reloj\" for hierarchy \"preescalar_reloj:PRES\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PRES" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:CONTADORENCIUN " "Elaborating entity \"contador\" for hierarchy \"contador:CONTADORENCIUN\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "CONTADORENCIUN" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWMBANDA " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWMBANDA\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PWMBANDA" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWMBRAZO " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWMBRAZO\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PWMBRAZO" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina Maquina:MAQ " "Elaborating entity \"Maquina\" for hierarchy \"Maquina:MAQ\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "MAQ" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_num_caja Maquina.vhd(196) " "VHDL Process Statement warning at Maquina.vhd(196): signal \"valor_num_caja\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511218042081 "|ProyectoFinalCasiquenoEsteSi|Maquina:MAQ"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_num_caja Maquina.vhd(436) " "VHDL Process Statement warning at Maquina.vhd(436): signal \"valor_num_caja\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511218042081 "|ProyectoFinalCasiquenoEsteSi|Maquina:MAQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USART USART:US " "Elaborating entity \"USART\" for hierarchy \"USART:US\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "US" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "habilitador USART:US\|habilitador:habi " "Elaborating entity \"habilitador\" for hierarchy \"USART:US\|habilitador:habi\"" {  } { { "USART.vhd" "habi" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorUSART USART:US\|contadorUSART:con " "Elaborating entity \"contadorUSART\" for hierarchy \"USART:US\|contadorUSART:con\"" {  } { { "USART.vhd" "con" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_registros USART:US\|corrimiento_registros:corrimiento " "Elaborating entity \"corrimiento_registros\" for hierarchy \"USART:US\|corrimiento_registros:corrimiento\"" {  } { { "USART.vhd" "corrimiento" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit USART:US\|corrimiento_registros:corrimiento\|reg1bit:\\regs:1:nombre_Generico " "Elaborating entity \"reg1bit\" for hierarchy \"USART:US\|corrimiento_registros:corrimiento\|reg1bit:\\regs:1:nombre_Generico\"" {  } { { "corrimiento_registros.vhd" "\\regs:1:nombre_Generico" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repartidor USART:US\|repartidor:rep " "Elaborating entity \"repartidor\" for hierarchy \"USART:US\|repartidor:rep\"" {  } { { "USART.vhd" "rep" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guarda_reparticion USART:US\|guarda_reparticion:guarda " "Elaborating entity \"guarda_reparticion\" for hierarchy \"USART:US\|guarda_reparticion:guarda\"" {  } { { "USART.vhd" "guarda" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_t usart_t:us_envio " "Elaborating entity \"usart_t\" for hierarchy \"usart_t:us_envio\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "us_envio" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma usart_t:us_envio\|suma:sum " "Elaborating entity \"suma\" for hierarchy \"usart_t:us_envio\|suma:sum\"" {  } { { "usart_t.vhd" "sum" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218042097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 27 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 28 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 29 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511218042931 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511218042931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511218043372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511218044262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511218044262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "No output dependent on input pin \"x\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511218044357 "|ProyectoFinalCasiquenoEsteSi|x"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511218044357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511218044357 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511218044357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511218044357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511218044357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511218044370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:47:24 2017 " "Processing ended: Mon Nov 20 17:47:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511218044370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511218044370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511218044370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511218044370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511218045754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511218045754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:47:25 2017 " "Processing started: Mon Nov 20 17:47:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511218045754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511218045754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511218045755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511218045830 ""}
{ "Info" "0" "" "Project  = ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Project  = ProyectoFinalCasiquenoEsteSi" 0 0 "Fitter" 0 0 1511218045832 ""}
{ "Info" "0" "" "Revision = ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Revision = ProyectoFinalCasiquenoEsteSi" 0 0 "Fitter" 0 0 1511218045832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511218045912 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1511218045912 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1511218045912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProyectoFinalCasiquenoEsteSi EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ProyectoFinalCasiquenoEsteSi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511218045929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511218046049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511218046049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511218046256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511218046263 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511218046356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511218046356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511218046356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511218046356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511218046364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511218046364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511218046364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511218046364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ciro/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511218046364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511218046364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511218046368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProyectoFinalCasiquenoEsteSi.sdc " "Synopsys Design Constraints File file not found: 'ProyectoFinalCasiquenoEsteSi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511218047157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511218047158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511218047169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511218047170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511218047171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511218047277 ""}  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511218047277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "preescalar_reloj:PRES\|Q\[3\]  " "Automatically promoted node preescalar_reloj:PRES\|Q\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511218047277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "preescalar_reloj:PRES\|Q\[3\]~0 " "Destination node preescalar_reloj:PRES\|Q\[3\]~0" {  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511218047277 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511218047277 ""}  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511218047277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511218047569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511218047570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511218047571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511218047573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511218047575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511218047577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511218047577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511218047578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511218047635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511218047638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511218047638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511218047747 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511218047753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511218048982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511218049158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511218049210 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511218051672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511218051672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511218052024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511218053735 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511218053735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511218055378 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511218055378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511218055381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511218055559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511218055571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511218055838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511218055839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511218056104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511218056701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/output_files/ProyectoFinalCasiquenoEsteSi.fit.smsg " "Generated suppressed messages file /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/output_files/ProyectoFinalCasiquenoEsteSi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511218057094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511218057431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:47:37 2017 " "Processing ended: Mon Nov 20 17:47:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511218057431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511218057431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511218057431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511218057431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511218058985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511218058988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:47:38 2017 " "Processing started: Mon Nov 20 17:47:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511218058988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511218058988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511218058988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511218059481 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511218060419 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511218060459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511218060595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:47:40 2017 " "Processing ended: Mon Nov 20 17:47:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511218060595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511218060595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511218060595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511218060595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511218060823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511218061938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511218061938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:47:41 2017 " "Processing started: Mon Nov 20 17:47:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511218061938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218061938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_sta ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218061939 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511218062027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062243 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062244 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProyectoFinalCasiquenoEsteSi.sdc " "Synopsys Design Constraints File file not found: 'ProyectoFinalCasiquenoEsteSi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062623 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name preescalar_reloj:PRES\|Q\[3\] preescalar_reloj:PRES\|Q\[3\] " "create_clock -period 1.000 -name preescalar_reloj:PRES\|Q\[3\] preescalar_reloj:PRES\|Q\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511218062626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511218062626 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062626 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511218062631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511218062636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511218062663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.796 " "Worst-case setup slack is -3.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.796            -315.811 preescalar_reloj:PRES\|Q\[3\]  " "   -3.796            -315.811 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -1.103 clk  " "   -1.072              -1.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 preescalar_reloj:PRES\|Q\[3\]  " "    0.342               0.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 clk  " "   -3.000              -7.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\]  " "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218062671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062671 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511218062719 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511218062727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218062784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511218063445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.272 " "Worst-case setup slack is -3.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272            -267.125 preescalar_reloj:PRES\|Q\[3\]  " "   -3.272            -267.125 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852              -0.852 clk  " "   -0.852              -0.852 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 preescalar_reloj:PRES\|Q\[3\]  " "    0.299               0.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 clk  " "   -3.000              -7.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\]  " "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063461 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511218063500 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063500 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511218063505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511218063647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.683 " "Worst-case setup slack is -1.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683            -117.431 preescalar_reloj:PRES\|Q\[3\]  " "   -1.683            -117.431 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506              -0.506 clk  " "   -0.506              -0.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 preescalar_reloj:PRES\|Q\[3\]  " "    0.178               0.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.216 clk  " "   -3.000              -7.216 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\]  " "   -1.000            -143.000 preescalar_reloj:PRES\|Q\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511218063661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511218063710 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218063710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218064269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218064270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511218064321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:47:44 2017 " "Processing ended: Mon Nov 20 17:47:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511218064321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511218064321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511218064321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218064321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511218065890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511218065892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:47:45 2017 " "Processing started: Mon Nov 20 17:47:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511218065892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511218065892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511218065892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1511218066250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_6_1200mv_85c_slow.vo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_6_1200mv_85c_slow.vo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218066574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_6_1200mv_0c_slow.vo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_6_1200mv_0c_slow.vo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218066810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_min_1200mv_0c_fast.vo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_min_1200mv_0c_fast.vo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218066908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi.vo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi.vo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218067007 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_6_1200mv_85c_v_slow.sdo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_6_1200mv_85c_v_slow.sdo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218067084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_6_1200mv_0c_v_slow.sdo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_6_1200mv_0c_v_slow.sdo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218067155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_min_1200mv_0c_v_fast.sdo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_min_1200mv_0c_v_fast.sdo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218067226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoFinalCasiquenoEsteSi_v.sdo /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/ simulation " "Generated file ProyectoFinalCasiquenoEsteSi_v.sdo in folder \"/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511218067302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511218067343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:47:47 2017 " "Processing ended: Mon Nov 20 17:47:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511218067343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511218067343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511218067343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511218067343 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511218067584 ""}
