
GSE_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060cc  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800627c  0800627c  0000727c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062c0  080062c0  00008038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080062c0  080062c0  000072c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062c8  080062c8  00008038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062c8  080062c8  000072c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062cc  080062cc  000072cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  080062d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008038  2**0
                  CONTENTS
 10 .bss          0000059c  20000038  20000038  00008038  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005d4  200005d4  00008038  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c21b  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fea  00000000  00000000  00014283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000978  00000000  00000000  00016270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000732  00000000  00000000  00016be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002dac  00000000  00000000  0001731a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fc49  00000000  00000000  0001a0c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddcf4  00000000  00000000  00029d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00107a03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002684  00000000  00000000  00107a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0010a0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000038 	.word	0x20000038
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006264 	.word	0x08006264

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000003c 	.word	0x2000003c
 80001ec:	08006264 	.word	0x08006264

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_d2f>:
 8000568:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800056c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000570:	bf24      	itt	cs
 8000572:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000576:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800057a:	d90d      	bls.n	8000598 <__aeabi_d2f+0x30>
 800057c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000580:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000584:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000588:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800058c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000590:	bf08      	it	eq
 8000592:	f020 0001 	biceq.w	r0, r0, #1
 8000596:	4770      	bx	lr
 8000598:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800059c:	d121      	bne.n	80005e2 <__aeabi_d2f+0x7a>
 800059e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80005a2:	bfbc      	itt	lt
 80005a4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80005a8:	4770      	bxlt	lr
 80005aa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005b2:	f1c2 0218 	rsb	r2, r2, #24
 80005b6:	f1c2 0c20 	rsb	ip, r2, #32
 80005ba:	fa10 f30c 	lsls.w	r3, r0, ip
 80005be:	fa20 f002 	lsr.w	r0, r0, r2
 80005c2:	bf18      	it	ne
 80005c4:	f040 0001 	orrne.w	r0, r0, #1
 80005c8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005cc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005d0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005d4:	ea40 000c 	orr.w	r0, r0, ip
 80005d8:	fa23 f302 	lsr.w	r3, r3, r2
 80005dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005e0:	e7cc      	b.n	800057c <__aeabi_d2f+0x14>
 80005e2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005e6:	d107      	bne.n	80005f8 <__aeabi_d2f+0x90>
 80005e8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005ec:	bf1e      	ittt	ne
 80005ee:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80005f2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80005f6:	4770      	bxne	lr
 80005f8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80005fc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000600:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <__aeabi_uldivmod>:
 8000608:	b953      	cbnz	r3, 8000620 <__aeabi_uldivmod+0x18>
 800060a:	b94a      	cbnz	r2, 8000620 <__aeabi_uldivmod+0x18>
 800060c:	2900      	cmp	r1, #0
 800060e:	bf08      	it	eq
 8000610:	2800      	cmpeq	r0, #0
 8000612:	bf1c      	itt	ne
 8000614:	f04f 31ff 	movne.w	r1, #4294967295
 8000618:	f04f 30ff 	movne.w	r0, #4294967295
 800061c:	f000 b988 	b.w	8000930 <__aeabi_idiv0>
 8000620:	f1ad 0c08 	sub.w	ip, sp, #8
 8000624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000628:	f000 f806 	bl	8000638 <__udivmoddi4>
 800062c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000634:	b004      	add	sp, #16
 8000636:	4770      	bx	lr

08000638 <__udivmoddi4>:
 8000638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800063c:	9d08      	ldr	r5, [sp, #32]
 800063e:	468e      	mov	lr, r1
 8000640:	4604      	mov	r4, r0
 8000642:	4688      	mov	r8, r1
 8000644:	2b00      	cmp	r3, #0
 8000646:	d14a      	bne.n	80006de <__udivmoddi4+0xa6>
 8000648:	428a      	cmp	r2, r1
 800064a:	4617      	mov	r7, r2
 800064c:	d962      	bls.n	8000714 <__udivmoddi4+0xdc>
 800064e:	fab2 f682 	clz	r6, r2
 8000652:	b14e      	cbz	r6, 8000668 <__udivmoddi4+0x30>
 8000654:	f1c6 0320 	rsb	r3, r6, #32
 8000658:	fa01 f806 	lsl.w	r8, r1, r6
 800065c:	fa20 f303 	lsr.w	r3, r0, r3
 8000660:	40b7      	lsls	r7, r6
 8000662:	ea43 0808 	orr.w	r8, r3, r8
 8000666:	40b4      	lsls	r4, r6
 8000668:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800066c:	fa1f fc87 	uxth.w	ip, r7
 8000670:	fbb8 f1fe 	udiv	r1, r8, lr
 8000674:	0c23      	lsrs	r3, r4, #16
 8000676:	fb0e 8811 	mls	r8, lr, r1, r8
 800067a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800067e:	fb01 f20c 	mul.w	r2, r1, ip
 8000682:	429a      	cmp	r2, r3
 8000684:	d909      	bls.n	800069a <__udivmoddi4+0x62>
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	f101 30ff 	add.w	r0, r1, #4294967295
 800068c:	f080 80ea 	bcs.w	8000864 <__udivmoddi4+0x22c>
 8000690:	429a      	cmp	r2, r3
 8000692:	f240 80e7 	bls.w	8000864 <__udivmoddi4+0x22c>
 8000696:	3902      	subs	r1, #2
 8000698:	443b      	add	r3, r7
 800069a:	1a9a      	subs	r2, r3, r2
 800069c:	b2a3      	uxth	r3, r4
 800069e:	fbb2 f0fe 	udiv	r0, r2, lr
 80006a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ae:	459c      	cmp	ip, r3
 80006b0:	d909      	bls.n	80006c6 <__udivmoddi4+0x8e>
 80006b2:	18fb      	adds	r3, r7, r3
 80006b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006b8:	f080 80d6 	bcs.w	8000868 <__udivmoddi4+0x230>
 80006bc:	459c      	cmp	ip, r3
 80006be:	f240 80d3 	bls.w	8000868 <__udivmoddi4+0x230>
 80006c2:	443b      	add	r3, r7
 80006c4:	3802      	subs	r0, #2
 80006c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006ca:	eba3 030c 	sub.w	r3, r3, ip
 80006ce:	2100      	movs	r1, #0
 80006d0:	b11d      	cbz	r5, 80006da <__udivmoddi4+0xa2>
 80006d2:	40f3      	lsrs	r3, r6
 80006d4:	2200      	movs	r2, #0
 80006d6:	e9c5 3200 	strd	r3, r2, [r5]
 80006da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006de:	428b      	cmp	r3, r1
 80006e0:	d905      	bls.n	80006ee <__udivmoddi4+0xb6>
 80006e2:	b10d      	cbz	r5, 80006e8 <__udivmoddi4+0xb0>
 80006e4:	e9c5 0100 	strd	r0, r1, [r5]
 80006e8:	2100      	movs	r1, #0
 80006ea:	4608      	mov	r0, r1
 80006ec:	e7f5      	b.n	80006da <__udivmoddi4+0xa2>
 80006ee:	fab3 f183 	clz	r1, r3
 80006f2:	2900      	cmp	r1, #0
 80006f4:	d146      	bne.n	8000784 <__udivmoddi4+0x14c>
 80006f6:	4573      	cmp	r3, lr
 80006f8:	d302      	bcc.n	8000700 <__udivmoddi4+0xc8>
 80006fa:	4282      	cmp	r2, r0
 80006fc:	f200 8105 	bhi.w	800090a <__udivmoddi4+0x2d2>
 8000700:	1a84      	subs	r4, r0, r2
 8000702:	eb6e 0203 	sbc.w	r2, lr, r3
 8000706:	2001      	movs	r0, #1
 8000708:	4690      	mov	r8, r2
 800070a:	2d00      	cmp	r5, #0
 800070c:	d0e5      	beq.n	80006da <__udivmoddi4+0xa2>
 800070e:	e9c5 4800 	strd	r4, r8, [r5]
 8000712:	e7e2      	b.n	80006da <__udivmoddi4+0xa2>
 8000714:	2a00      	cmp	r2, #0
 8000716:	f000 8090 	beq.w	800083a <__udivmoddi4+0x202>
 800071a:	fab2 f682 	clz	r6, r2
 800071e:	2e00      	cmp	r6, #0
 8000720:	f040 80a4 	bne.w	800086c <__udivmoddi4+0x234>
 8000724:	1a8a      	subs	r2, r1, r2
 8000726:	0c03      	lsrs	r3, r0, #16
 8000728:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800072c:	b280      	uxth	r0, r0
 800072e:	b2bc      	uxth	r4, r7
 8000730:	2101      	movs	r1, #1
 8000732:	fbb2 fcfe 	udiv	ip, r2, lr
 8000736:	fb0e 221c 	mls	r2, lr, ip, r2
 800073a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800073e:	fb04 f20c 	mul.w	r2, r4, ip
 8000742:	429a      	cmp	r2, r3
 8000744:	d907      	bls.n	8000756 <__udivmoddi4+0x11e>
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	f10c 38ff 	add.w	r8, ip, #4294967295
 800074c:	d202      	bcs.n	8000754 <__udivmoddi4+0x11c>
 800074e:	429a      	cmp	r2, r3
 8000750:	f200 80e0 	bhi.w	8000914 <__udivmoddi4+0x2dc>
 8000754:	46c4      	mov	ip, r8
 8000756:	1a9b      	subs	r3, r3, r2
 8000758:	fbb3 f2fe 	udiv	r2, r3, lr
 800075c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000760:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000764:	fb02 f404 	mul.w	r4, r2, r4
 8000768:	429c      	cmp	r4, r3
 800076a:	d907      	bls.n	800077c <__udivmoddi4+0x144>
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000772:	d202      	bcs.n	800077a <__udivmoddi4+0x142>
 8000774:	429c      	cmp	r4, r3
 8000776:	f200 80ca 	bhi.w	800090e <__udivmoddi4+0x2d6>
 800077a:	4602      	mov	r2, r0
 800077c:	1b1b      	subs	r3, r3, r4
 800077e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000782:	e7a5      	b.n	80006d0 <__udivmoddi4+0x98>
 8000784:	f1c1 0620 	rsb	r6, r1, #32
 8000788:	408b      	lsls	r3, r1
 800078a:	fa22 f706 	lsr.w	r7, r2, r6
 800078e:	431f      	orrs	r7, r3
 8000790:	fa0e f401 	lsl.w	r4, lr, r1
 8000794:	fa20 f306 	lsr.w	r3, r0, r6
 8000798:	fa2e fe06 	lsr.w	lr, lr, r6
 800079c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007a0:	4323      	orrs	r3, r4
 80007a2:	fa00 f801 	lsl.w	r8, r0, r1
 80007a6:	fa1f fc87 	uxth.w	ip, r7
 80007aa:	fbbe f0f9 	udiv	r0, lr, r9
 80007ae:	0c1c      	lsrs	r4, r3, #16
 80007b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007bc:	45a6      	cmp	lr, r4
 80007be:	fa02 f201 	lsl.w	r2, r2, r1
 80007c2:	d909      	bls.n	80007d8 <__udivmoddi4+0x1a0>
 80007c4:	193c      	adds	r4, r7, r4
 80007c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007ca:	f080 809c 	bcs.w	8000906 <__udivmoddi4+0x2ce>
 80007ce:	45a6      	cmp	lr, r4
 80007d0:	f240 8099 	bls.w	8000906 <__udivmoddi4+0x2ce>
 80007d4:	3802      	subs	r0, #2
 80007d6:	443c      	add	r4, r7
 80007d8:	eba4 040e 	sub.w	r4, r4, lr
 80007dc:	fa1f fe83 	uxth.w	lr, r3
 80007e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007e4:	fb09 4413 	mls	r4, r9, r3, r4
 80007e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80007f0:	45a4      	cmp	ip, r4
 80007f2:	d908      	bls.n	8000806 <__udivmoddi4+0x1ce>
 80007f4:	193c      	adds	r4, r7, r4
 80007f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80007fa:	f080 8082 	bcs.w	8000902 <__udivmoddi4+0x2ca>
 80007fe:	45a4      	cmp	ip, r4
 8000800:	d97f      	bls.n	8000902 <__udivmoddi4+0x2ca>
 8000802:	3b02      	subs	r3, #2
 8000804:	443c      	add	r4, r7
 8000806:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800080a:	eba4 040c 	sub.w	r4, r4, ip
 800080e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000812:	4564      	cmp	r4, ip
 8000814:	4673      	mov	r3, lr
 8000816:	46e1      	mov	r9, ip
 8000818:	d362      	bcc.n	80008e0 <__udivmoddi4+0x2a8>
 800081a:	d05f      	beq.n	80008dc <__udivmoddi4+0x2a4>
 800081c:	b15d      	cbz	r5, 8000836 <__udivmoddi4+0x1fe>
 800081e:	ebb8 0203 	subs.w	r2, r8, r3
 8000822:	eb64 0409 	sbc.w	r4, r4, r9
 8000826:	fa04 f606 	lsl.w	r6, r4, r6
 800082a:	fa22 f301 	lsr.w	r3, r2, r1
 800082e:	431e      	orrs	r6, r3
 8000830:	40cc      	lsrs	r4, r1
 8000832:	e9c5 6400 	strd	r6, r4, [r5]
 8000836:	2100      	movs	r1, #0
 8000838:	e74f      	b.n	80006da <__udivmoddi4+0xa2>
 800083a:	fbb1 fcf2 	udiv	ip, r1, r2
 800083e:	0c01      	lsrs	r1, r0, #16
 8000840:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000844:	b280      	uxth	r0, r0
 8000846:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800084a:	463b      	mov	r3, r7
 800084c:	4638      	mov	r0, r7
 800084e:	463c      	mov	r4, r7
 8000850:	46b8      	mov	r8, r7
 8000852:	46be      	mov	lr, r7
 8000854:	2620      	movs	r6, #32
 8000856:	fbb1 f1f7 	udiv	r1, r1, r7
 800085a:	eba2 0208 	sub.w	r2, r2, r8
 800085e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000862:	e766      	b.n	8000732 <__udivmoddi4+0xfa>
 8000864:	4601      	mov	r1, r0
 8000866:	e718      	b.n	800069a <__udivmoddi4+0x62>
 8000868:	4610      	mov	r0, r2
 800086a:	e72c      	b.n	80006c6 <__udivmoddi4+0x8e>
 800086c:	f1c6 0220 	rsb	r2, r6, #32
 8000870:	fa2e f302 	lsr.w	r3, lr, r2
 8000874:	40b7      	lsls	r7, r6
 8000876:	40b1      	lsls	r1, r6
 8000878:	fa20 f202 	lsr.w	r2, r0, r2
 800087c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000880:	430a      	orrs	r2, r1
 8000882:	fbb3 f8fe 	udiv	r8, r3, lr
 8000886:	b2bc      	uxth	r4, r7
 8000888:	fb0e 3318 	mls	r3, lr, r8, r3
 800088c:	0c11      	lsrs	r1, r2, #16
 800088e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000892:	fb08 f904 	mul.w	r9, r8, r4
 8000896:	40b0      	lsls	r0, r6
 8000898:	4589      	cmp	r9, r1
 800089a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800089e:	b280      	uxth	r0, r0
 80008a0:	d93e      	bls.n	8000920 <__udivmoddi4+0x2e8>
 80008a2:	1879      	adds	r1, r7, r1
 80008a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008a8:	d201      	bcs.n	80008ae <__udivmoddi4+0x276>
 80008aa:	4589      	cmp	r9, r1
 80008ac:	d81f      	bhi.n	80008ee <__udivmoddi4+0x2b6>
 80008ae:	eba1 0109 	sub.w	r1, r1, r9
 80008b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008b6:	fb09 f804 	mul.w	r8, r9, r4
 80008ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80008be:	b292      	uxth	r2, r2
 80008c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008c4:	4542      	cmp	r2, r8
 80008c6:	d229      	bcs.n	800091c <__udivmoddi4+0x2e4>
 80008c8:	18ba      	adds	r2, r7, r2
 80008ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80008ce:	d2c4      	bcs.n	800085a <__udivmoddi4+0x222>
 80008d0:	4542      	cmp	r2, r8
 80008d2:	d2c2      	bcs.n	800085a <__udivmoddi4+0x222>
 80008d4:	f1a9 0102 	sub.w	r1, r9, #2
 80008d8:	443a      	add	r2, r7
 80008da:	e7be      	b.n	800085a <__udivmoddi4+0x222>
 80008dc:	45f0      	cmp	r8, lr
 80008de:	d29d      	bcs.n	800081c <__udivmoddi4+0x1e4>
 80008e0:	ebbe 0302 	subs.w	r3, lr, r2
 80008e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008e8:	3801      	subs	r0, #1
 80008ea:	46e1      	mov	r9, ip
 80008ec:	e796      	b.n	800081c <__udivmoddi4+0x1e4>
 80008ee:	eba7 0909 	sub.w	r9, r7, r9
 80008f2:	4449      	add	r1, r9
 80008f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80008f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fc:	fb09 f804 	mul.w	r8, r9, r4
 8000900:	e7db      	b.n	80008ba <__udivmoddi4+0x282>
 8000902:	4673      	mov	r3, lr
 8000904:	e77f      	b.n	8000806 <__udivmoddi4+0x1ce>
 8000906:	4650      	mov	r0, sl
 8000908:	e766      	b.n	80007d8 <__udivmoddi4+0x1a0>
 800090a:	4608      	mov	r0, r1
 800090c:	e6fd      	b.n	800070a <__udivmoddi4+0xd2>
 800090e:	443b      	add	r3, r7
 8000910:	3a02      	subs	r2, #2
 8000912:	e733      	b.n	800077c <__udivmoddi4+0x144>
 8000914:	f1ac 0c02 	sub.w	ip, ip, #2
 8000918:	443b      	add	r3, r7
 800091a:	e71c      	b.n	8000756 <__udivmoddi4+0x11e>
 800091c:	4649      	mov	r1, r9
 800091e:	e79c      	b.n	800085a <__udivmoddi4+0x222>
 8000920:	eba1 0109 	sub.w	r1, r1, r9
 8000924:	46c4      	mov	ip, r8
 8000926:	fbb1 f9fe 	udiv	r9, r1, lr
 800092a:	fb09 f804 	mul.w	r8, r9, r4
 800092e:	e7c4      	b.n	80008ba <__udivmoddi4+0x282>

08000930 <__aeabi_idiv0>:
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <configureSPIBus1>:
}



void configureSPIBus1(void) //for ADC transducers
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
	GPIOA->MODER &= ~(GPIO_MODER_MODE5_Msk | GPIO_MODER_MODE6_Msk | GPIO_MODER_MODE7_Msk);
 8000938:	4b5c      	ldr	r3, [pc, #368]	@ (8000aac <configureSPIBus1+0x178>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a5b      	ldr	r2, [pc, #364]	@ (8000aac <configureSPIBus1+0x178>)
 800093e:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000942:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODE5_Pos | 0x02 << GPIO_MODER_MODE6_Pos | 0x02 << GPIO_MODER_MODE7_Pos);
 8000944:	4b59      	ldr	r3, [pc, #356]	@ (8000aac <configureSPIBus1+0x178>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a58      	ldr	r2, [pc, #352]	@ (8000aac <configureSPIBus1+0x178>)
 800094a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800094e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD5_Msk | GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD7_Msk); //if needing to change internal pull up/downs
 8000950:	4b56      	ldr	r3, [pc, #344]	@ (8000aac <configureSPIBus1+0x178>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	4a55      	ldr	r2, [pc, #340]	@ (8000aac <configureSPIBus1+0x178>)
 8000956:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 800095a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x01 << GPIO_PUPDR_PUPD5_Pos | 0x01 << GPIO_PUPDR_PUPD6_Pos | 0x01 << GPIO_PUPDR_PUPD7_Pos); //internal pull ups on SCK, MOSI and MISO
 800095c:	4b53      	ldr	r3, [pc, #332]	@ (8000aac <configureSPIBus1+0x178>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a52      	ldr	r2, [pc, #328]	@ (8000aac <configureSPIBus1+0x178>)
 8000962:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 8000966:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= (uint16_t)~(GPIO_OTYPER_OT5_Msk | GPIO_OTYPER_OT6_Msk | GPIO_OTYPER_OT7_Msk ); //push pull de
 8000968:	4b50      	ldr	r3, [pc, #320]	@ (8000aac <configureSPIBus1+0x178>)
 800096a:	685a      	ldr	r2, [r3, #4]
 800096c:	494f      	ldr	r1, [pc, #316]	@ (8000aac <configureSPIBus1+0x178>)
 800096e:	f64f 731f 	movw	r3, #65311	@ 0xff1f
 8000972:	4013      	ands	r3, r2
 8000974:	604b      	str	r3, [r1, #4]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED5_Msk | GPIO_OSPEEDR_OSPEED6_Msk | GPIO_OSPEEDR_OSPEED7_Msk);
 8000976:	4b4d      	ldr	r3, [pc, #308]	@ (8000aac <configureSPIBus1+0x178>)
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	4a4c      	ldr	r2, [pc, #304]	@ (8000aac <configureSPIBus1+0x178>)
 800097c:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000980:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (0x03<<GPIO_OSPEEDR_OSPEED5_Pos | 0x03<<GPIO_OSPEEDR_OSPEED6_Pos | 0x03<<GPIO_OSPEEDR_OSPEED7_Pos); //fast mode
 8000982:	4b4a      	ldr	r3, [pc, #296]	@ (8000aac <configureSPIBus1+0x178>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	4a49      	ldr	r2, [pc, #292]	@ (8000aac <configureSPIBus1+0x178>)
 8000988:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 800098c:	6093      	str	r3, [r2, #8]
    GPIOA->AFR[0] |= (5 << (4 * 5)) | (5 << (4 * 6)) | (5 << (4 * 7));
 800098e:	4b47      	ldr	r3, [pc, #284]	@ (8000aac <configureSPIBus1+0x178>)
 8000990:	6a1b      	ldr	r3, [r3, #32]
 8000992:	4a46      	ldr	r2, [pc, #280]	@ (8000aac <configureSPIBus1+0x178>)
 8000994:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000998:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800099c:	6213      	str	r3, [r2, #32]

	//Chip Select for Transducer: PG4
	GPIOG->MODER |= 0x01 << GPIO_MODER_MODE4_Pos;
 800099e:	4b44      	ldr	r3, [pc, #272]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a43      	ldr	r2, [pc, #268]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009a8:	6013      	str	r3, [r2, #0]
	GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPD4_Msk);
 80009aa:	4b41      	ldr	r3, [pc, #260]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009ac:	68db      	ldr	r3, [r3, #12]
 80009ae:	4a40      	ldr	r2, [pc, #256]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80009b4:	60d3      	str	r3, [r2, #12]
	GPIOG->OTYPER &= ~(0x01 << GPIO_OTYPER_OT4_Pos); //Push Pull
 80009b6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	4a3d      	ldr	r2, [pc, #244]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009bc:	f023 0310 	bic.w	r3, r3, #16
 80009c0:	6053      	str	r3, [r2, #4]
	GPIOG->OSPEEDR |= 0x01<<GPIO_OSPEEDR_OSPEED4_Pos;
 80009c2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	4a3a      	ldr	r2, [pc, #232]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009cc:	6093      	str	r3, [r2, #8]
	GPIOG->ODR |= GPIO_ODR_OD4; //raise up CS of PG
 80009ce:	4b38      	ldr	r3, [pc, #224]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009d0:	695b      	ldr	r3, [r3, #20]
 80009d2:	4a37      	ldr	r2, [pc, #220]	@ (8000ab0 <configureSPIBus1+0x17c>)
 80009d4:	f043 0310 	orr.w	r3, r3, #16
 80009d8:	6153      	str	r3, [r2, #20]

	//Chip select for Loadcell: PA2
	GPIOA->MODER |= 0x01 << GPIO_MODER_MODE2_Pos;
 80009da:	4b34      	ldr	r3, [pc, #208]	@ (8000aac <configureSPIBus1+0x178>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a33      	ldr	r2, [pc, #204]	@ (8000aac <configureSPIBus1+0x178>)
 80009e0:	f043 0310 	orr.w	r3, r3, #16
 80009e4:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD2_Msk);
 80009e6:	4b31      	ldr	r3, [pc, #196]	@ (8000aac <configureSPIBus1+0x178>)
 80009e8:	68db      	ldr	r3, [r3, #12]
 80009ea:	4a30      	ldr	r2, [pc, #192]	@ (8000aac <configureSPIBus1+0x178>)
 80009ec:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80009f0:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER |= 0x00 <<GPIO_OTYPER_OT2_Pos;
 80009f2:	4b2e      	ldr	r3, [pc, #184]	@ (8000aac <configureSPIBus1+0x178>)
 80009f4:	4a2d      	ldr	r2, [pc, #180]	@ (8000aac <configureSPIBus1+0x178>)
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= 0x01<<GPIO_OSPEEDR_OSPEED2_Pos;
 80009fa:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <configureSPIBus1+0x178>)
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	4a2b      	ldr	r2, [pc, #172]	@ (8000aac <configureSPIBus1+0x178>)
 8000a00:	f043 0310 	orr.w	r3, r3, #16
 8000a04:	6093      	str	r3, [r2, #8]
	GPIOA->ODR |= GPIO_ODR_OD2; //raise up CS of PG
 8000a06:	4b29      	ldr	r3, [pc, #164]	@ (8000aac <configureSPIBus1+0x178>)
 8000a08:	695b      	ldr	r3, [r3, #20]
 8000a0a:	4a28      	ldr	r2, [pc, #160]	@ (8000aac <configureSPIBus1+0x178>)
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	6153      	str	r3, [r2, #20]

	//timer config for SPI1 -> remember to change RCC to allow for TIM7
	TIM7->ARR &= ~(TIM_ARR_ARR_Msk);
 8000a12:	4b28      	ldr	r3, [pc, #160]	@ (8000ab4 <configureSPIBus1+0x180>)
 8000a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a16:	4b27      	ldr	r3, [pc, #156]	@ (8000ab4 <configureSPIBus1+0x180>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM7->PSC &= ~(TIM_PSC_PSC_Msk);
 8000a1c:	4b25      	ldr	r3, [pc, #148]	@ (8000ab4 <configureSPIBus1+0x180>)
 8000a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a20:	4a24      	ldr	r2, [pc, #144]	@ (8000ab4 <configureSPIBus1+0x180>)
 8000a22:	0c1b      	lsrs	r3, r3, #16
 8000a24:	041b      	lsls	r3, r3, #16
 8000a26:	6293      	str	r3, [r2, #40]	@ 0x28

	SPI1->CR1 &= (~(SPI_CR1_BR_Msk));
 8000a28:	4b23      	ldr	r3, [pc, #140]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a22      	ldr	r2, [pc, #136]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a2e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000a32:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (0x04 <<SPI_CR1_BR_Pos); //SPIclk/32 //~1MHZ
 8000a34:	4b20      	ldr	r3, [pc, #128]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1f      	ldr	r2, [pc, #124]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a3a:	f043 0320 	orr.w	r3, r3, #32
 8000a3e:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |= (SPI_CR1_CPHA); //
 8000a40:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 |= SPI_CR1_CPHA; // CPHA mode 1 //comment for mode 0
	SPI1->CR1 |= (SPI_CR1_CPOL);
 8000a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a19      	ldr	r2, [pc, #100]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a52:	f043 0302 	orr.w	r3, r3, #2
 8000a56:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 |= SPI_CR1_CPOL; //CPOL mode 1 //comment for mode 0
	//Clock is IDLE high, and polarity is on the falling edge!

	SPI1->CR1 |= SPI_CR1_MSTR; //sets SPI to master mode
 8000a58:	4b17      	ldr	r3, [pc, #92]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a16      	ldr	r2, [pc, #88]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI; //set both bits;
 8000a64:	4b14      	ldr	r3, [pc, #80]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a13      	ldr	r2, [pc, #76]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a6a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000a6e:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &= ~(SPI_CR1_LSBFIRST); //MSB
 8000a70:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a10      	ldr	r2, [pc, #64]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a7a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_DFF; //16 bit mode has been selected!
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a86:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_RXONLY | SPI_CR1_BIDIMODE);
 8000a88:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a8e:	f423 4304 	bic.w	r3, r3, #33792	@ 0x8400
 8000a92:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_SPE; //enables the protocol
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a07      	ldr	r2, [pc, #28]	@ (8000ab8 <configureSPIBus1+0x184>)
 8000a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a9e:	6013      	str	r3, [r2, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40020000 	.word	0x40020000
 8000ab0:	40021800 	.word	0x40021800
 8000ab4:	40001400 	.word	0x40001400
 8000ab8:	40013000 	.word	0x40013000

08000abc <configureSPIBus5>:


void configureSPIBus5(void) // For ADC or external SPI device via SPI5
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
    // Config PF7 (Clock), PF8 (MISO), PF9 (MOSI) for alternate function mode
    GPIOF->MODER &= ~(GPIO_MODER_MODE7_Msk | GPIO_MODER_MODE8_Msk | GPIO_MODER_MODE9_Msk);
 8000ac0:	4b23      	ldr	r3, [pc, #140]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a22      	ldr	r2, [pc, #136]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ac6:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000aca:	6013      	str	r3, [r2, #0]
    GPIOF->MODER |= (0x2 << GPIO_MODER_MODE7_Pos) | (0x2 << GPIO_MODER_MODE8_Pos) | (0x2 << GPIO_MODER_MODE9_Pos);
 8000acc:	4b20      	ldr	r3, [pc, #128]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ad2:	f443 2328 	orr.w	r3, r3, #688128	@ 0xa8000
 8000ad6:	6013      	str	r3, [r2, #0]

    // PUPDs
    GPIOF->PUPDR &= ~(GPIO_PUPDR_PUPD7_Msk | GPIO_PUPDR_PUPD8_Msk | GPIO_PUPDR_PUPD9_Msk);
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	4a1c      	ldr	r2, [pc, #112]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ade:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000ae2:	60d3      	str	r3, [r2, #12]
    GPIOF->PUPDR |= (0x1 << GPIO_PUPDR_PUPD7_Pos) | (0x1 << GPIO_PUPDR_PUPD8_Pos) | (0x1 << GPIO_PUPDR_PUPD9_Pos);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <configureSPIBus5+0x94>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	4a19      	ldr	r2, [pc, #100]	@ (8000b50 <configureSPIBus5+0x94>)
 8000aea:	f443 23a8 	orr.w	r3, r3, #344064	@ 0x54000
 8000aee:	60d3      	str	r3, [r2, #12]

    // Push Pull
    GPIOF->OTYPER &= ~(GPIO_OTYPER_OT7 | GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 8000af0:	4b17      	ldr	r3, [pc, #92]	@ (8000b50 <configureSPIBus5+0x94>)
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	4a16      	ldr	r2, [pc, #88]	@ (8000b50 <configureSPIBus5+0x94>)
 8000af6:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 8000afa:	6053      	str	r3, [r2, #4]

    // Speed - fast
    GPIOF->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED7_Msk | GPIO_OSPEEDR_OSPEED8_Msk | GPIO_OSPEEDR_OSPEED9_Msk);
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <configureSPIBus5+0x94>)
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	4a13      	ldr	r2, [pc, #76]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b02:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000b06:	6093      	str	r3, [r2, #8]
    GPIOF->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED7_Pos) | (0x3 << GPIO_OSPEEDR_OSPEED8_Pos) | (0x3 << GPIO_OSPEEDR_OSPEED9_Pos);
 8000b08:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	4a10      	ldr	r2, [pc, #64]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b0e:	f443 237c 	orr.w	r3, r3, #1032192	@ 0xfc000
 8000b12:	6093      	str	r3, [r2, #8]

    // Alternate Function 5 for SPI5 on PF7, PF8, PF9
    GPIOF->AFR[0] &= ~(0xF << (4 * 7));                      // PF7 (SCK)
 8000b14:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b16:	6a1b      	ldr	r3, [r3, #32]
 8000b18:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b1a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000b1e:	6213      	str	r3, [r2, #32]
    GPIOF->AFR[1] &= ~((0xF << (4 * (8 - 8))) | (0xF << (4 * (9 - 8)))); // PF8, PF9
 8000b20:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b24:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000b2a:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOF->AFR[0] |= (5 << (4 * 7));
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b2e:	6a1b      	ldr	r3, [r3, #32]
 8000b30:	4a07      	ldr	r2, [pc, #28]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b32:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000b36:	6213      	str	r3, [r2, #32]
    GPIOF->AFR[1] |= (5 << (4 * (8 - 8))) | (5 << (4 * (9 - 8)));
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b3c:	4a04      	ldr	r2, [pc, #16]	@ (8000b50 <configureSPIBus5+0x94>)
 8000b3e:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000b42:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40021400 	.word	0x40021400

08000b54 <configureSPIBus6>:


void configureSPIBus6(void)// 	//for both additional 5V channels and LoRa
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	GPIOG->MODER &= ~(GPIO_MODER_MODE12_Msk | GPIO_MODER_MODE13_Msk | GPIO_MODER_MODE14_Msk);
 8000b58:	4b58      	ldr	r3, [pc, #352]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a57      	ldr	r2, [pc, #348]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b5e:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000b62:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= (0x02 <<GPIO_MODER_MODE12_Pos | 0x02 << GPIO_MODER_MODE13_Pos | 0x02 << GPIO_MODER_MODE14_Pos);
 8000b64:	4b55      	ldr	r3, [pc, #340]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a54      	ldr	r2, [pc, #336]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b6a:	f043 5328 	orr.w	r3, r3, #704643072	@ 0x2a000000
 8000b6e:	6013      	str	r3, [r2, #0]
	GPIOG->PUPDR &= ~(GPIO_PUPDR_PUPD12_Msk | GPIO_PUPDR_PUPD13_Msk | GPIO_PUPDR_PUPD14_Msk); //if needing to change internal pull up/downs
 8000b70:	4b52      	ldr	r3, [pc, #328]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	4a51      	ldr	r2, [pc, #324]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b76:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000b7a:	60d3      	str	r3, [r2, #12]
	GPIOG->PUPDR |= (0x01 << GPIO_PUPDR_PUPD12_Pos | 0x01 << GPIO_PUPDR_PUPD13_Pos | 0x01 << GPIO_PUPDR_PUPD14_Pos); //internal pull ups on SCK, MOSI and MISO
 8000b7c:	4b4f      	ldr	r3, [pc, #316]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	4a4e      	ldr	r2, [pc, #312]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b82:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8000b86:	60d3      	str	r3, [r2, #12]
		//@var PG12 = SDO
		//		PG13 = SCLK
		// 		 PG14 = SDI
	//GPIO for LoRa, RF Switch & Chip select
	GPIOG->MODER &= ~(GPIO_MODER_MODE9_Msk | GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE11_Msk);
 8000b88:	4b4c      	ldr	r3, [pc, #304]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a4b      	ldr	r2, [pc, #300]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b8e:	f423 037c 	bic.w	r3, r3, #16515072	@ 0xfc0000
 8000b92:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= (0x01 <<GPIO_MODER_MODE9_Pos | 0x01 <<GPIO_MODER_MODE10_Pos | 0x01 <<GPIO_MODER_MODE11_Pos);
 8000b94:	4b49      	ldr	r3, [pc, #292]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a48      	ldr	r2, [pc, #288]	@ (8000cbc <configureSPIBus6+0x168>)
 8000b9a:	f443 03a8 	orr.w	r3, r3, #5505024	@ 0x540000
 8000b9e:	6013      	str	r3, [r2, #0]
	//		PG10 = RF_SWITCH
	//		 PG11 = CS

	//timer config for LoRa
		//Use the same config as Australis board
	TIM6->ARR &= ~(TIM_ARR_ARR_Msk);
 8000ba0:	4b47      	ldr	r3, [pc, #284]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba4:	4b46      	ldr	r3, [pc, #280]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM6->PSC &= ~(TIM_PSC_PSC_Msk);
 8000baa:	4b45      	ldr	r3, [pc, #276]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bae:	4a44      	ldr	r2, [pc, #272]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bb0:	0c1b      	lsrs	r3, r3, #16
 8000bb2:	041b      	lsls	r3, r3, #16
 8000bb4:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM6->ARR |= 20000;
 8000bb6:	4b42      	ldr	r3, [pc, #264]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bba:	4a41      	ldr	r2, [pc, #260]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bbc:	f443 439c 	orr.w	r3, r3, #19968	@ 0x4e00
 8000bc0:	f043 0320 	orr.w	r3, r3, #32
 8000bc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM6->PSC |= 251; //same as australis to remain consistent!
 8000bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bca:	4a3d      	ldr	r2, [pc, #244]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bcc:	f043 03fb 	orr.w	r3, r3, #251	@ 0xfb
 8000bd0:	6293      	str	r3, [r2, #40]	@ 0x28

	GPIOG->ODR |= (GPIO_ODR_OD9); //hold reset high for SX1272
 8000bd2:	4b3a      	ldr	r3, [pc, #232]	@ (8000cbc <configureSPIBus6+0x168>)
 8000bd4:	695b      	ldr	r3, [r3, #20]
 8000bd6:	4a39      	ldr	r2, [pc, #228]	@ (8000cbc <configureSPIBus6+0x168>)
 8000bd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bdc:	6153      	str	r3, [r2, #20]
	TIM6->CR1 |= TIM_CR1_CEN; //enable TIM6
 8000bde:	4b38      	ldr	r3, [pc, #224]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a37      	ldr	r2, [pc, #220]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6013      	str	r3, [r2, #0]
//	while((TIM6->CR1 & TIM_SR_UIF)==0); //wait for hardware registers to be updated
	GPIOG->ODR &= ~(GPIO_ODR_OD9); //resets reset on GPIO
 8000bea:	4b34      	ldr	r3, [pc, #208]	@ (8000cbc <configureSPIBus6+0x168>)
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	4a33      	ldr	r2, [pc, #204]	@ (8000cbc <configureSPIBus6+0x168>)
 8000bf0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bf4:	6153      	str	r3, [r2, #20]
	TIM6->CR1 &= ~(TIM_SR_UIF); //clears UIF register
 8000bf6:	4b32      	ldr	r3, [pc, #200]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a31      	ldr	r2, [pc, #196]	@ (8000cc0 <configureSPIBus6+0x16c>)
 8000bfc:	f023 0301 	bic.w	r3, r3, #1
 8000c00:	6013      	str	r3, [r2, #0]

	//
	GPIOG->OTYPER &= (uint16_t)~(GPIO_OTYPER_OT12_Msk | GPIO_OTYPER_OT13_Msk | GPIO_OTYPER_OT14_Msk); //push pull
 8000c02:	4b2e      	ldr	r3, [pc, #184]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	492d      	ldr	r1, [pc, #180]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c08:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	604b      	str	r3, [r1, #4]
	GPIOG->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED12_Msk | GPIO_OSPEEDR_OSPEED13_Msk | GPIO_OSPEEDR_OSPEED14_Msk);
 8000c10:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	4a29      	ldr	r2, [pc, #164]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c16:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000c1a:	6093      	str	r3, [r2, #8]
	GPIOG->OSPEEDR |= (0x02<<GPIO_OSPEEDR_OSPEED12_Pos | 0x02<<GPIO_OSPEEDR_OSPEED13_Pos | 0x02<<GPIO_OSPEEDR_OSPEED14_Pos); //fast mode
 8000c1c:	4b27      	ldr	r3, [pc, #156]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	4a26      	ldr	r2, [pc, #152]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c22:	f043 5328 	orr.w	r3, r3, #704643072	@ 0x2a000000
 8000c26:	6093      	str	r3, [r2, #8]
	GPIOG->ODR |= GPIO_ODR_OD11; //raise up CS
 8000c28:	4b24      	ldr	r3, [pc, #144]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c2a:	695b      	ldr	r3, [r3, #20]
 8000c2c:	4a23      	ldr	r2, [pc, #140]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c2e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c32:	6153      	str	r3, [r2, #20]

	GPIOG->AFR[1] &= ~((GPIO_AFRH_AFRH5) | (GPIO_AFRH_AFRH6) | (GPIO_AFRH_AFRH7));// alternate functions for SPI3
 8000c34:	4b21      	ldr	r3, [pc, #132]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c38:	4a20      	ldr	r2, [pc, #128]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000c3e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOG->AFR[1] |= ((0x05 << 4*4) | (0x05 << 5*4) | (0x05 << 6*4));// alternate functions for SPI3
 8000c40:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c44:	4a1d      	ldr	r2, [pc, #116]	@ (8000cbc <configureSPIBus6+0x168>)
 8000c46:	f043 63aa 	orr.w	r3, r3, #89128960	@ 0x5500000
 8000c4a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000c4e:	6253      	str	r3, [r2, #36]	@ 0x24

    SPI6->CR1 &= ~(SPI_CR1_BR_Msk); // Clear baud rate bits
 8000c50:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a1b      	ldr	r2, [pc, #108]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c56:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000c5a:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= (0x03 << SPI_CR1_BR_Pos); // SPIclk/8
 8000c5c:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a18      	ldr	r2, [pc, #96]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c62:	f043 0318 	orr.w	r3, r3, #24
 8000c66:	6013      	str	r3, [r2, #0]
    SPI6->CR1 &= ~(SPI_CR1_CPHA_Msk | SPI_CR1_CPOL_Msk); // CPHA = 0, CPOL = 0
 8000c68:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a15      	ldr	r2, [pc, #84]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c6e:	f023 0303 	bic.w	r3, r3, #3
 8000c72:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_MSTR; // Master mode
 8000c74:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a12      	ldr	r2, [pc, #72]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c7a:	f043 0304 	orr.w	r3, r3, #4
 8000c7e:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_SSM | SPI_CR1_SSI; // Software slave management
 8000c80:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c86:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000c8a:	6013      	str	r3, [r2, #0]
    SPI6->CR1 &= ~(SPI_CR1_LSBFIRST); // MSB first
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000c96:	6013      	str	r3, [r2, #0]
   // SPI6->CR1 |= SPI_CR1_DFF; // 16-bit mode
    SPI6->CR1 &= ~(SPI_CR1_RXONLY | SPI_CR1_BIDIMODE); // Full duplex
 8000c98:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000c9e:	f423 4304 	bic.w	r3, r3, #33792	@ 0x8400
 8000ca2:	6013      	str	r3, [r2, #0]
    SPI6->CR1 |= SPI_CR1_SPE; // Enable SPI
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a06      	ldr	r2, [pc, #24]	@ (8000cc4 <configureSPIBus6+0x170>)
 8000caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40021800 	.word	0x40021800
 8000cc0:	40001000 	.word	0x40001000
 8000cc4:	40015400 	.word	0x40015400

08000cc8 <configureRCC_APB1>:
	//rise and repeat for all SPI buses
}


void configureRCC_APB1(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
	RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN | RCC_APB1ENR_SPI3EN | RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM6EN | RCC_APB1ENR_TIM7EN);
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd0:	4a12      	ldr	r2, [pc, #72]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000cd2:	f423 0381 	bic.w	r3, r3, #4227072	@ 0x408000
 8000cd6:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 8000cda:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->APB1ENR |= RCC_APB1ENR_I2C2EN | RCC_APB1ENR_SPI3EN | RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM6EN | RCC_APB1ENR_TIM7EN;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	4a0e      	ldr	r2, [pc, #56]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000ce2:	f443 0381 	orr.w	r3, r3, #4227072	@ 0x408000
 8000ce6:	f043 0331 	orr.w	r3, r3, #49	@ 0x31
 8000cea:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST | RCC_APB1RSTR_I2C2RST |  RCC_APB1RSTR_SPI3RST | RCC_APB1RSTR_TIM6RST | RCC_APB1RSTR_TIM7RST;
 8000cec:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000cf2:	f443 0381 	orr.w	r3, r3, #4227072	@ 0x408000
 8000cf6:	f043 0331 	orr.w	r3, r3, #49	@ 0x31
 8000cfa:	6213      	str	r3, [r2, #32]
	__ASM("NOP");
 8000cfc:	bf00      	nop
	__ASM("NOP");
 8000cfe:	bf00      	nop
	RCC->APB1RSTR &= (uint16_t)~(RCC_APB1RSTR_TIM2RST | RCC_APB1RSTR_I2C2RST | RCC_APB1RSTR_SPI3RST | RCC_APB1RSTR_TIM6RST | RCC_APB1RSTR_TIM7RST);
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000d02:	6a1a      	ldr	r2, [r3, #32]
 8000d04:	4905      	ldr	r1, [pc, #20]	@ (8000d1c <configureRCC_APB1+0x54>)
 8000d06:	f647 73ce 	movw	r3, #32718	@ 0x7fce
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	620b      	str	r3, [r1, #32]
	__ASM("NOP");
 8000d0e:	bf00      	nop
	__ASM("NOP");
 8000d10:	bf00      	nop
	//configure for more timers when necessary
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	40023800 	.word	0x40023800

08000d20 <configureRCC_APB2>:

void configureRCC_APB2(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
	RCC->APB2ENR &=  ~(RCC_APB2ENR_SPI1EN | RCC_APB2ENR_SPI4EN | RCC_APB2ENR_SPI5EN | RCC_APB2ENR_SPI6EN | RCC_APB2ENR_SYSCFGEN /*important for interrupts and other sys init*/| RCC_APB2ENR_USART6EN | RCC_APB2ENR_TIM1EN);
 8000d24:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d28:	490f      	ldr	r1, [pc, #60]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d2a:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <configureRCC_APB2+0x4c>)
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	644b      	str	r3, [r1, #68]	@ 0x44
	RCC->APB2ENR |=  RCC_APB2ENR_SPI1EN | RCC_APB2ENR_SPI4EN | RCC_APB2ENR_SPI5EN | RCC_APB2ENR_SPI6EN | RCC_APB2ENR_SYSCFGEN | RCC_APB2ENR_USART6EN | RCC_APB2ENR_TIM1EN;
 8000d30:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d34:	490c      	ldr	r1, [pc, #48]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <configureRCC_APB2+0x50>)
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	644b      	str	r3, [r1, #68]	@ 0x44

	RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST | RCC_APB2RSTR_SPI4RST | RCC_APB2RSTR_SPI5RST | RCC_APB2RSTR_SPI6RST | RCC_APB2RSTR_SYSCFGRST | RCC_APB2RSTR_USART6RST | RCC_APB2RSTR_TIM11RST;
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d40:	4909      	ldr	r1, [pc, #36]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d42:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <configureRCC_APB2+0x54>)
 8000d44:	4313      	orrs	r3, r2
 8000d46:	624b      	str	r3, [r1, #36]	@ 0x24
	__ASM("NOP");
 8000d48:	bf00      	nop
	__ASM("NOP");
 8000d4a:	bf00      	nop
	RCC->APB2RSTR &= (uint16_t)~(RCC_APB2RSTR_SPI1RST | RCC_APB2RSTR_SPI4RST| RCC_APB2RSTR_SPI5RST | RCC_APB2RSTR_SPI6RST| RCC_APB2RSTR_SYSCFGRST | RCC_APB2RSTR_USART6RST | RCC_APB2RSTR_TIM11RST);
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d50:	4905      	ldr	r1, [pc, #20]	@ (8000d68 <configureRCC_APB2+0x48>)
 8000d52:	f648 73df 	movw	r3, #36831	@ 0x8fdf
 8000d56:	4013      	ands	r3, r2
 8000d58:	624b      	str	r3, [r1, #36]	@ 0x24
	__ASM("NOP");
 8000d5a:	bf00      	nop
	__ASM("NOP");
 8000d5c:	bf00      	nop
}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	ffcf8fde 	.word	0xffcf8fde
 8000d70:	00307021 	.word	0x00307021
 8000d74:	00347020 	.word	0x00347020

08000d78 <configureRCC_AHB1>:
void configureRCC_AHB1(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN);
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d80:	4a0b      	ldr	r2, [pc, #44]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000d86:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN);
 8000d88:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8c:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d8e:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 8000d92:	6313      	str	r3, [r2, #48]	@ 0x30
	__ASM("NOP");
 8000d94:	bf00      	nop
	__ASM("NOP");
 8000d96:	bf00      	nop
	RCC->AHB1RSTR &= (uint16_t)(~(RCC_AHB1RSTR_GPIOARST | RCC_AHB1RSTR_GPIOCRST | RCC_AHB1RSTR_GPIOCRST | RCC_AHB1RSTR_GPIODRST | RCC_AHB1RSTR_GPIOERST | RCC_AHB1RSTR_GPIOFRST | RCC_AHB1RSTR_GPIOGRST));
 8000d98:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d9a:	691a      	ldr	r2, [r3, #16]
 8000d9c:	4904      	ldr	r1, [pc, #16]	@ (8000db0 <configureRCC_AHB1+0x38>)
 8000d9e:	f64f 7382 	movw	r3, #65410	@ 0xff82
 8000da2:	4013      	ands	r3, r2
 8000da4:	610b      	str	r3, [r1, #16]
}
 8000da6:	bf00      	nop
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	40023800 	.word	0x40023800

08000db4 <GPIO_init>:
#include "gpio.h"
#include "stm32f4xx_hal.h"


void GPIO_init(GPIO *gpio, GPIO_TypeDef *port, uint8_t MODER, uint8_t OTYPER, uint8_t OSPEEDR, uint8_t PUPDR, uint8_t POS)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	4611      	mov	r1, r2
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	71fb      	strb	r3, [r7, #7]
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	71bb      	strb	r3, [r7, #6]
	gpio->port = port;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	68ba      	ldr	r2, [r7, #8]
 8000dce:	609a      	str	r2, [r3, #8]
	gpio->MODER = MODER;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	79fa      	ldrb	r2, [r7, #7]
 8000dd4:	701a      	strb	r2, [r3, #0]
	gpio->OTYPER = OTYPER;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	79ba      	ldrb	r2, [r7, #6]
 8000dda:	705a      	strb	r2, [r3, #1]
	gpio->OSPEEDR = OSPEEDR;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	7e3a      	ldrb	r2, [r7, #24]
 8000de0:	709a      	strb	r2, [r3, #2]
	gpio->PUPDR = PUPDR;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	7f3a      	ldrb	r2, [r7, #28]
 8000de6:	70da      	strb	r2, [r3, #3]
	gpio->POS = POS;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000dee:	711a      	strb	r2, [r3, #4]

	gpio->port->MODER &= ~(MODER<<(2*POS)); //2* bc of 32 bit register
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	79f9      	ldrb	r1, [r7, #7]
 8000df8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	4619      	mov	r1, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	400a      	ands	r2, r1
 8000e0c:	601a      	str	r2, [r3, #0]
	gpio->port->MODER |= (MODER<<(2*POS));
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	79f9      	ldrb	r1, [r7, #7]
 8000e16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e20:	4619      	mov	r1, r3
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]
	gpio->port->OTYPER &= ~(OTYPER<<POS);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	79b9      	ldrb	r1, [r7, #6]
 8000e32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e36:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	400a      	ands	r2, r1
 8000e44:	605a      	str	r2, [r3, #4]
	gpio->port->OTYPER |= (OTYPER<<POS);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	685a      	ldr	r2, [r3, #4]
 8000e4c:	79b9      	ldrb	r1, [r7, #6]
 8000e4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	4619      	mov	r1, r3
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	605a      	str	r2, [r3, #4]
	gpio->port->OSPEEDR &= ~(OSPEEDR<<(2*POS));
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	689a      	ldr	r2, [r3, #8]
 8000e66:	7e39      	ldrb	r1, [r7, #24]
 8000e68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	4619      	mov	r1, r3
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	609a      	str	r2, [r3, #8]
	gpio->port->OSPEEDR |= (OSPEEDR<<(2*POS));
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	7e39      	ldrb	r1, [r7, #24]
 8000e86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e90:	4619      	mov	r1, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	430a      	orrs	r2, r1
 8000e98:	609a      	str	r2, [r3, #8]
	gpio->port->PUPDR &= ~(PUPDR<<(2*POS)); //clears the bit that we want to edit
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	7f39      	ldrb	r1, [r7, #28]
 8000ea2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	4619      	mov	r1, r3
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	400a      	ands	r2, r1
 8000eb6:	60da      	str	r2, [r3, #12]
	gpio->port->PUPDR |= (PUPDR<<(2*POS));
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	68da      	ldr	r2, [r3, #12]
 8000ebe:	7f39      	ldrb	r1, [r7, #28]
 8000ec0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eca:	4619      	mov	r1, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	60da      	str	r2, [r3, #12]

}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <SX1272_init>:
    GPIO_TypeDef *port,
    unsigned long cs,
    SX1272_Bandwidth bw,
    SX1272_SpreadingFactor sf,
    SX1272_CodingRate cr
) {
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b08c      	sub	sp, #48	@ 0x30
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6278      	str	r0, [r7, #36]	@ 0x24
 8000ee8:	6239      	str	r1, [r7, #32]
 8000eea:	61fa      	str	r2, [r7, #28]
 8000eec:	61bb      	str	r3, [r7, #24]

	SPI_Config spiLoraConfig = SPI_CONFIG_DEFAULT; // Using default settings as base
 8000eee:	2300      	movs	r3, #0
 8000ef0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000ef2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000efe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f02:	f043 0302 	orr.w	r3, r3, #2
 8000f06:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000f0a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f0e:	f043 0304 	orr.w	r3, r3, #4
 8000f12:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000f16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	f362 03c5 	bfi	r3, r2, #3, #3
 8000f20:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000f24:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000f30:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	spiLoraConfig.CPHA       = SPI_CPHA_FIRST;     // Begin on first clock edge
 8000f3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f40:	f023 0301 	bic.w	r3, r3, #1
 8000f44:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	spiLoraConfig.CPOL       = SPI_CPOL0;          // Idle clock low
 8000f48:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f4c:	f023 0302 	bic.w	r3, r3, #2
 8000f50:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	spiLoraConfig.BR 		= SPI_BR_PCLK16;
 8000f54:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f58:	2203      	movs	r2, #3
 8000f5a:	f362 03c5 	bfi	r3, r2, #3, #3
 8000f5e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	static SPI_t base;
	base = SPI_init(SPI6, &spiLoraConfig);
 8000f62:	4c2f      	ldr	r4, [pc, #188]	@ (8001020 <SX1272_init+0x140>)
 8000f64:	463b      	mov	r3, r7
 8000f66:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000f6a:	492e      	ldr	r1, [pc, #184]	@ (8001024 <SX1272_init+0x144>)
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 ff07 	bl	8003d80 <SPI_init>
 8000f72:	4625      	mov	r5, r4
 8000f74:	463c      	mov	r4, r7
 8000f76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f7a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000f7e:	e885 0003 	stmia.w	r5, {r0, r1}
	lora->base = &base;
 8000f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f84:	4a26      	ldr	r2, [pc, #152]	@ (8001020 <SX1272_init+0x140>)
 8000f86:	601a      	str	r2, [r3, #0]

  //SPI_init(&lora->base, COMM_LORA, SPI6, MODE8, port, cs);
  lora->standby      = SX1272_standby;
 8000f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8a:	4a27      	ldr	r2, [pc, #156]	@ (8001028 <SX1272_init+0x148>)
 8000f8c:	60da      	str	r2, [r3, #12]
  lora->enableBoost  = SX1272_enableBoost;
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f90:	4a26      	ldr	r2, [pc, #152]	@ (800102c <SX1272_init+0x14c>)
 8000f92:	609a      	str	r2, [r3, #8]
  lora->transmit     = SX1272_transmit;
 8000f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f96:	4a26      	ldr	r2, [pc, #152]	@ (8001030 <SX1272_init+0x150>)
 8000f98:	611a      	str	r2, [r3, #16]
  lora->startReceive = SX1272_startReceive;
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	4a25      	ldr	r2, [pc, #148]	@ (8001034 <SX1272_init+0x154>)
 8000f9e:	615a      	str	r2, [r3, #20]
  lora->readReceive  = SX1272_readReceive;
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa2:	4a25      	ldr	r2, [pc, #148]	@ (8001038 <SX1272_init+0x158>)
 8000fa4:	619a      	str	r2, [r3, #24]
  lora->clearIRQ     = SX1272_clearIRQ;
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa8:	4a24      	ldr	r2, [pc, #144]	@ (800103c <SX1272_init+0x15c>)
 8000faa:	61da      	str	r2, [r3, #28]


  _SX1272_setMode(lora, SX1272_MODE_SLEEP); // Set mode to sleep
 8000fac:	2100      	movs	r1, #0
 8000fae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000fb0:	f000 f8ac 	bl	800110c <_SX1272_setMode>
  //MSB remains the same as default value of E4
 // SX1272_writeRegister(lora, SX1272_REG_FR_MIB, (0xE6)); //sets middle byte
  //SX1272_writeRegister(lora, SX1272_REG_FR_LSB, (0x67)); //sets last byte

  /* clang-format off */
  SX1272_writeRegister(lora, SX1272_REG_OP_MODE,
 8000fb4:	2280      	movs	r2, #128	@ 0x80
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000fba:	f000 f9c7 	bl	800134c <SX1272_writeRegister>
  );

  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG1,
    bw   << SX1272_REG_MODEM_CONFIG1_BW_Pos     // Set bandwidth
  | cr   << SX1272_REG_MODEM_CONFIG1_CR_Pos     // Set coding rate
  | 0x00 << SX1272_REG_MODEM_CONFIG1_CRC_Pos    // Enable CRC
 8000fbe:	f997 3040 	ldrsb.w	r3, [r7, #64]	@ 0x40
 8000fc2:	019b      	lsls	r3, r3, #6
 8000fc4:	b25a      	sxtb	r2, r3
 8000fc6:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	b25b      	sxtb	r3, r3
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	b25b      	sxtb	r3, r3
  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG1,
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	211d      	movs	r1, #29
 8000fd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000fda:	f000 f9b7 	bl	800134c <SX1272_writeRegister>
  );
  /* clang-format on */

  /** @todo set spreading factor */
  SX1272_writeRegister(lora, SX1272_REG_MODEM_CONFIG2, 0x94);
 8000fde:	2294      	movs	r2, #148	@ 0x94
 8000fe0:	211e      	movs	r1, #30
 8000fe2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000fe4:	f000 f9b2 	bl	800134c <SX1272_writeRegister>

  //Set both Tx and Rx FIFO base addresses to 0x00
  SX1272_writeRegister(lora, SX1272_REG_FIFO_TX_BASE_ADDR, 0x00); // Tx starts at 0x00
 8000fe8:	2200      	movs	r2, #0
 8000fea:	210e      	movs	r1, #14
 8000fec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000fee:	f000 f9ad 	bl	800134c <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_RX_BASE_ADDR, 0x00); // Rx starts at 0x00
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	210f      	movs	r1, #15
 8000ff6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000ff8:	f000 f9a8 	bl	800134c <SX1272_writeRegister>


  // Set payload length
  SX1272_writeRegister(lora, SX1272_REG_PAYLOAD_LENGTH, LORA_MSG_LENGTH);
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	2122      	movs	r1, #34	@ 0x22
 8001000:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001002:	f000 f9a3 	bl	800134c <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_MAX_PAYLOAD_LENGTH, LORA_MSG_LENGTH);
 8001006:	2220      	movs	r2, #32
 8001008:	2123      	movs	r1, #35	@ 0x23
 800100a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800100c:	f000 f99e 	bl	800134c <SX1272_writeRegister>

  _SX1272_setMode(lora, SX1272_MODE_STDBY); // Set mode to Standby mode!
 8001010:	2101      	movs	r1, #1
 8001012:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001014:	f000 f87a 	bl	800110c <_SX1272_setMode>


}
 8001018:	bf00      	nop
 800101a:	3730      	adds	r7, #48	@ 0x30
 800101c:	46bd      	mov	sp, r7
 800101e:	bdb0      	pop	{r4, r5, r7, pc}
 8001020:	20000054 	.word	0x20000054
 8001024:	40015400 	.word	0x40015400
 8001028:	080011dd 	.word	0x080011dd
 800102c:	08001149 	.word	0x08001149
 8001030:	080011f5 	.word	0x080011f5
 8001034:	0800126b 	.word	0x0800126b
 8001038:	080012b3 	.word	0x080012b3
 800103c:	0800132b 	.word	0x0800132b

08001040 <Dummy_Transmit>:
  return msg;
}


LoRa_Packet Dummy_Transmit()
{
 8001040:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8001044:	b08e      	sub	sp, #56	@ 0x38
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	466b      	mov	r3, sp
 800104c:	461e      	mov	r6, r3
	LoRa_Packet msg;
	uint8_t id = 0x06;
 800104e:	2306      	movs	r3, #6
 8001050:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t SIZE = 32;
 8001054:	2320      	movs	r3, #32
 8001056:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	uint8_t data[SIZE];
 800105a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800105e:	460b      	mov	r3, r1
 8001060:	3b01      	subs	r3, #1
 8001062:	633b      	str	r3, [r7, #48]	@ 0x30
 8001064:	b2cb      	uxtb	r3, r1
 8001066:	2200      	movs	r2, #0
 8001068:	4698      	mov	r8, r3
 800106a:	4691      	mov	r9, r2
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001078:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800107c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001080:	b2cb      	uxtb	r3, r1
 8001082:	2200      	movs	r2, #0
 8001084:	461c      	mov	r4, r3
 8001086:	4615      	mov	r5, r2
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	00eb      	lsls	r3, r5, #3
 8001092:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001096:	00e2      	lsls	r2, r4, #3
 8001098:	460b      	mov	r3, r1
 800109a:	3307      	adds	r3, #7
 800109c:	08db      	lsrs	r3, r3, #3
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	ebad 0d03 	sub.w	sp, sp, r3
 80010a4:	466b      	mov	r3, sp
 80010a6:	3300      	adds	r3, #0
 80010a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	msg.id = id;
 80010aa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80010ae:	733b      	strb	r3, [r7, #12]
	msg.data[0]=0x06;
 80010b0:	2306      	movs	r3, #6
 80010b2:	737b      	strb	r3, [r7, #13]
	for(uint8_t i = 1; i <SIZE; i++)
 80010b4:	2301      	movs	r3, #1
 80010b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80010ba:	e00c      	b.n	80010d6 <Dummy_Transmit+0x96>
	{
		msg.data[i] = i;
 80010bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010c0:	3338      	adds	r3, #56	@ 0x38
 80010c2:	443b      	add	r3, r7
 80010c4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80010c8:	f803 2c2b 	strb.w	r2, [r3, #-43]
	for(uint8_t i = 1; i <SIZE; i++)
 80010cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010d0:	3301      	adds	r3, #1
 80010d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80010d6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80010da:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010de:	429a      	cmp	r2, r3
 80010e0:	d3ec      	bcc.n	80010bc <Dummy_Transmit+0x7c>
	}
	return msg;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	461d      	mov	r5, r3
 80010e6:	f107 040c 	add.w	r4, r7, #12
 80010ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ec:	6028      	str	r0, [r5, #0]
 80010ee:	6069      	str	r1, [r5, #4]
 80010f0:	60aa      	str	r2, [r5, #8]
 80010f2:	60eb      	str	r3, [r5, #12]
 80010f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010f6:	6128      	str	r0, [r5, #16]
 80010f8:	6169      	str	r1, [r5, #20]
 80010fa:	61aa      	str	r2, [r5, #24]
 80010fc:	61eb      	str	r3, [r5, #28]
 80010fe:	46b5      	mov	sp, r6
}
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	3738      	adds	r7, #56	@ 0x38
 8001104:	46bd      	mov	sp, r7
 8001106:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800110a:	4770      	bx	lr

0800110c <_SX1272_setMode>:
 *
 * @param lora         Pointer to LoRa struct.
 * @param pointerdata  Pointer to the data to be transmitted.
 **
 * =============================================================================== */
void _SX1272_setMode(SX1272_t *lora, SX1272_Mode mode) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	70fb      	strb	r3, [r7, #3]
  uint8_t regOpMode = SX1272_readRegister(lora, SX1272_REG_OP_MODE);
 8001118:	2101      	movs	r1, #1
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f000 f94a 	bl	80013b4 <SX1272_readRegister>
 8001120:	4603      	mov	r3, r0
 8001122:	73fb      	strb	r3, [r7, #15]
  regOpMode &= ~0x07; // Mask to mode bits
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	f023 0307 	bic.w	r3, r3, #7
 800112a:	73fb      	strb	r3, [r7, #15]
  regOpMode |= mode;  // Set mode
 800112c:	7bfa      	ldrb	r2, [r7, #15]
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	4313      	orrs	r3, r2
 8001132:	73fb      	strb	r3, [r7, #15]
  SX1272_writeRegister(lora, SX1272_REG_OP_MODE, regOpMode);
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	461a      	mov	r2, r3
 8001138:	2101      	movs	r1, #1
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f000 f906 	bl	800134c <SX1272_writeRegister>
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <SX1272_enableBoost>:
 * @param  enable Boolean value for the enable toggle.
 *
 * @return @c NULL.
 **
 * ============================================================================================== */
void SX1272_enableBoost(SX1272_t *lora, bool enable) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	70fb      	strb	r3, [r7, #3]
  uint8_t regPaConfig  = SX1272_readRegister(lora, SX1272_REG_PA_CONFIG); // Read current config
 8001154:	2109      	movs	r1, #9
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f000 f92c 	bl	80013b4 <SX1272_readRegister>
 800115c:	4603      	mov	r3, r0
 800115e:	73fb      	strb	r3, [r7, #15]
  regPaConfig         |= SX1272_PA_SELECT;								//Set PA Boost Select
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001166:	73fb      	strb	r3, [r7, #15]
  regPaConfig 		  |= 0x0F;											//Set Gain to MAX
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	f043 030f 	orr.w	r3, r3, #15
 800116e:	73fb      	strb	r3, [r7, #15]
  SX1272_writeRegister(lora, SX1272_REG_PA_CONFIG, regPaConfig);
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	461a      	mov	r2, r3
 8001174:	2109      	movs	r1, #9
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 f8e8 	bl	800134c <SX1272_writeRegister>
  regPaConfig  = SX1272_readRegister(lora, SX1272_REG_PA_CONFIG);		 //DEBUGGING -  Read back in current config and ensure its as expected
 800117c:	2109      	movs	r1, #9
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f000 f918 	bl	80013b4 <SX1272_readRegister>
 8001184:	4603      	mov	r3, r0
 8001186:	73fb      	strb	r3, [r7, #15]
  uint8_t regPaDac = SX1272_readRegister(lora, 0x5A);
 8001188:	215a      	movs	r1, #90	@ 0x5a
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 f912 	bl	80013b4 <SX1272_readRegister>
 8001190:	4603      	mov	r3, r0
 8001192:	73bb      	strb	r3, [r7, #14]
  regPaDac |= 0x07;														//Set PaDac to +20dbm mode
 8001194:	7bbb      	ldrb	r3, [r7, #14]
 8001196:	f043 0307 	orr.w	r3, r3, #7
 800119a:	73bb      	strb	r3, [r7, #14]
  SX1272_writeRegister(lora, 0x5A, regPaDac);
 800119c:	7bbb      	ldrb	r3, [r7, #14]
 800119e:	461a      	mov	r2, r3
 80011a0:	215a      	movs	r1, #90	@ 0x5a
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f8d2 	bl	800134c <SX1272_writeRegister>
  uint8_t regOpC = SX1272_readRegister(lora, 0x0B);
 80011a8:	210b      	movs	r1, #11
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 f902 	bl	80013b4 <SX1272_readRegister>
 80011b0:	4603      	mov	r3, r0
 80011b2:	737b      	strb	r3, [r7, #13]
  regOpC |= 0b00100000;														//Disable Overcurrent protection
 80011b4:	7b7b      	ldrb	r3, [r7, #13]
 80011b6:	f043 0320 	orr.w	r3, r3, #32
 80011ba:	737b      	strb	r3, [r7, #13]
  SX1272_writeRegister(lora, 0x0B, regOpC);
 80011bc:	7b7b      	ldrb	r3, [r7, #13]
 80011be:	461a      	mov	r2, r3
 80011c0:	210b      	movs	r1, #11
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f000 f8c2 	bl	800134c <SX1272_writeRegister>
  regPaDac = SX1272_readRegister(lora, 0x0B);							//DEBUGGING - Read back in current config and ensure its as expected
 80011c8:	210b      	movs	r1, #11
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f000 f8f2 	bl	80013b4 <SX1272_readRegister>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73bb      	strb	r3, [r7, #14]
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <SX1272_standby>:
 * @param  *lora Pointer to LoRa struct.
 *
 * @return @c NULL.
 **
 * ============================================================================================== */
void SX1272_standby(SX1272_t *lora) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 80011e4:	2101      	movs	r1, #1
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff90 	bl	800110c <_SX1272_setMode>
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <SX1272_transmit>:
 *
 * @param lora         Pointer to SX1272 struct.
 * @param pointerdata  Pointer to the data to be transmitted.
 **
 * ============================================================================================== */
void SX1272_transmit(SX1272_t *lora, uint8_t *pointerdata) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  // Set device to standby
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 80011fe:	2101      	movs	r1, #1
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ff83 	bl	800110c <_SX1272_setMode>
  SX1272_enableBoost(lora, true);
 8001206:	2101      	movs	r1, #1
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff9d 	bl	8001148 <SX1272_enableBoost>

  // TODO: add in proper read-mask-write operation for setting DIO mapping
  //
  // Set DIO interrupt pin to TxDone
  SX1272_writeRegister(lora, SX1272_REG_DIO_MAPPING1, SX1272_LORA_DIO_TXDONE);
 800120e:	2240      	movs	r2, #64	@ 0x40
 8001210:	2140      	movs	r1, #64	@ 0x40
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f000 f89a 	bl	800134c <SX1272_writeRegister>
  // TODO:
  // Think of a more elegant solution for applications that might use this
  // driver that want buffered data
  //
  // Clear IRQ flags and set FIFO address pointer.
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_TXDONE); // clears the IRQ flag
 8001218:	2208      	movs	r2, #8
 800121a:	2112      	movs	r1, #18
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f000 f895 	bl	800134c <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, 0x00);               // set pointer adddress to start
 8001222:	2200      	movs	r2, #0
 8001224:	210d      	movs	r1, #13
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f000 f890 	bl	800134c <SX1272_writeRegister>

  // Load data into transmit FIFO
  for (int i = 0; i < 32; i++) {
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	e00b      	b.n	800124a <SX1272_transmit+0x56>
    SX1272_writeRegister(lora, SX1272_REG_FIFO, pointerdata[i]);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	4413      	add	r3, r2
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	461a      	mov	r2, r3
 800123c:	2100      	movs	r1, #0
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 f884 	bl	800134c <SX1272_writeRegister>
  for (int i = 0; i < 32; i++) {
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3301      	adds	r3, #1
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2b1f      	cmp	r3, #31
 800124e:	ddf0      	ble.n	8001232 <SX1272_transmit+0x3e>
  }

  // Update the current operating mode
  lora->currentMode = SX1272_MODE_TX;       // Set local mode setting
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2203      	movs	r2, #3
 8001254:	711a      	strb	r2, [r3, #4]
  _SX1272_setMode(lora, lora->currentMode); // Start transmitting
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	791b      	ldrb	r3, [r3, #4]
 800125a:	4619      	mov	r1, r3
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ff55 	bl	800110c <_SX1272_setMode>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <SX1272_startReceive>:
 * @brief Begins continuous receive on the SX1272.
 *
 * @param lora Pointer to SX1272 struct.
 **
 * ============================================================================================== */
void SX1272_startReceive(SX1272_t *lora) {
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
  // Set device to standby
  _SX1272_setMode(lora, SX1272_MODE_STDBY);
 8001272:	2101      	movs	r1, #1
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ff49 	bl	800110c <_SX1272_setMode>

  // TODO: add in proper read-mask-write operation for setting DIO mapping
  //
  // Set DIO interrupt pin to RxDone
  SX1272_writeRegister(lora, SX1272_REG_DIO_MAPPING1, SX1272_LORA_DIO_RXDONE);
 800127a:	2200      	movs	r2, #0
 800127c:	2140      	movs	r1, #64	@ 0x40
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f000 f864 	bl	800134c <SX1272_writeRegister>
  // TODO:
  // Think of a more elegant solution for applications that might use this
  // driver that want buffered data
  //
  // Clear IRQ flags and set FIFO address pointer.
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_RXDONE); // Clear the IRQ flag
 8001284:	2240      	movs	r2, #64	@ 0x40
 8001286:	2112      	movs	r1, #18
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 f85f 	bl	800134c <SX1272_writeRegister>
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, 0x00);               // Set pointer adddress to start
 800128e:	2200      	movs	r2, #0
 8001290:	210d      	movs	r1, #13
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 f85a 	bl	800134c <SX1272_writeRegister>

  // Update the current operating mode
  lora->currentMode = SX1272_MODE_RXCONTINUOUS; // Set local mode setting
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2205      	movs	r2, #5
 800129c:	711a      	strb	r2, [r3, #4]
  _SX1272_setMode(lora, lora->currentMode);     // Start receiving
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	791b      	ldrb	r3, [r3, #4]
 80012a2:	4619      	mov	r1, r3
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff ff31 	bl	800110c <_SX1272_setMode>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <SX1272_readReceive>:
 *
 * @return Boolean value indicating if a packet was successfully received and
 *         returned in buffer.
 **
 * ============================================================================================== */
bool SX1272_readReceive(SX1272_t *lora, uint8_t *buffer, uint8_t buffSize) {
 80012b2:	b590      	push	{r4, r7, lr}
 80012b4:	b087      	sub	sp, #28
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	60f8      	str	r0, [r7, #12]
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	4613      	mov	r3, r2
 80012be:	71fb      	strb	r3, [r7, #7]
  // starting the read. This is fine for cases where the user code carefully
  // manages the DIO interrupts, however ideally the method should check for
  // errors in the IRQ register and appropriately discard received packets.

  // Clear the IRQ flag
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, SX1272_LORA_IRQ_RXDONE);
 80012c0:	2240      	movs	r2, #64	@ 0x40
 80012c2:	2112      	movs	r1, #18
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f000 f841 	bl	800134c <SX1272_writeRegister>

  // Read address and packet width information of received data
  uint8_t bytesReceived = SX1272_readRegister(lora, SX1272_REG_RX_BYTES);          // Number of bytes received
 80012ca:	2113      	movs	r1, #19
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f871 	bl	80013b4 <SX1272_readRegister>
 80012d2:	4603      	mov	r3, r0
 80012d4:	74fb      	strb	r3, [r7, #19]
  uint8_t rxCurrentAddr = SX1272_readRegister(lora, SX1272_REG_FIFO_RX_CURR_ADDR); // Address of last packet
 80012d6:	2110      	movs	r1, #16
 80012d8:	68f8      	ldr	r0, [r7, #12]
 80012da:	f000 f86b 	bl	80013b4 <SX1272_readRegister>
 80012de:	4603      	mov	r3, r0
 80012e0:	74bb      	strb	r3, [r7, #18]

  // Return error if buffer is smaller than the received data
  if (bytesReceived > buffSize)
 80012e2:	7cfa      	ldrb	r2, [r7, #19]
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d901      	bls.n	80012ee <SX1272_readReceive+0x3c>
    return false;
 80012ea:	2300      	movs	r3, #0
 80012ec:	e019      	b.n	8001322 <SX1272_readReceive+0x70>

  // Otherwise, set the address pointer and read each byte into buffer
  SX1272_writeRegister(lora, SX1272_REG_FIFO_ADDR_PTR, rxCurrentAddr);
 80012ee:	7cbb      	ldrb	r3, [r7, #18]
 80012f0:	461a      	mov	r2, r3
 80012f2:	210d      	movs	r1, #13
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f000 f829 	bl	800134c <SX1272_writeRegister>
  for (int i = 0; i < bytesReceived; i++) {
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	e00b      	b.n	8001318 <SX1272_readReceive+0x66>
    buffer[i] = SX1272_readRegister(lora, SX1272_REG_FIFO);
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	18d4      	adds	r4, r2, r3
 8001306:	2100      	movs	r1, #0
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f000 f853 	bl	80013b4 <SX1272_readRegister>
 800130e:	4603      	mov	r3, r0
 8001310:	7023      	strb	r3, [r4, #0]
  for (int i = 0; i < bytesReceived; i++) {
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	3301      	adds	r3, #1
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	7cfb      	ldrb	r3, [r7, #19]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	429a      	cmp	r2, r3
 800131e:	dbef      	blt.n	8001300 <SX1272_readReceive+0x4e>
  }

  return true;
 8001320:	2301      	movs	r3, #1
}
 8001322:	4618      	mov	r0, r3
 8001324:	371c      	adds	r7, #28
 8001326:	46bd      	mov	sp, r7
 8001328:	bd90      	pop	{r4, r7, pc}

0800132a <SX1272_clearIRQ>:
 * @param  flags 8-bit value representing flag bits to be set.
 *
 * @return @c NULL
 **
 * ============================================================================================== */
void SX1272_clearIRQ(SX1272_t *lora, uint8_t flags) {
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	460b      	mov	r3, r1
 8001334:	70fb      	strb	r3, [r7, #3]
  SX1272_writeRegister(lora, SX1272_REG_IRQ_FLAGS, flags);
 8001336:	78fb      	ldrb	r3, [r7, #3]
 8001338:	461a      	mov	r2, r3
 800133a:	2112      	movs	r1, #18
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 f805 	bl	800134c <SX1272_writeRegister>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <SX1272_writeRegister>:

/*************************************** INTERFACE METHODS ****************************************/

void SX1272_writeRegister(SX1272_t *lora, uint8_t address, uint8_t data) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	70fb      	strb	r3, [r7, #3]
 8001358:	4613      	mov	r3, r2
 800135a:	70bb      	strb	r3, [r7, #2]
  SPI_t *spi   = lora->base;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]

  //Pull CS Low
  LORA_CS_GPIO.port->ODR &= ~(LORA_CS);
 8001362:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <SX1272_writeRegister+0x64>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	695a      	ldr	r2, [r3, #20]
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <SX1272_writeRegister+0x64>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001370:	615a      	str	r2, [r3, #20]

  // Send write data and address
  uint8_t payload = address | 0x80; // Load payload with address and write command
 8001372:	78fb      	ldrb	r3, [r7, #3]
 8001374:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001378:	72fb      	strb	r3, [r7, #11]
  spi->transmit(spi, payload);      // Transmit payload
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	7afa      	ldrb	r2, [r7, #11]
 8001380:	b292      	uxth	r2, r2
 8001382:	4611      	mov	r1, r2
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	4798      	blx	r3
  spi->transmit(spi, data);         // Transmit write data
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	78ba      	ldrb	r2, [r7, #2]
 800138e:	b292      	uxth	r2, r2
 8001390:	4611      	mov	r1, r2
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	4798      	blx	r3

  //Set CS High
  LORA_CS_GPIO.port->ODR |= (LORA_CS);
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <SX1272_writeRegister+0x64>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	695a      	ldr	r2, [r3, #20]
 800139c:	4b04      	ldr	r3, [pc, #16]	@ (80013b0 <SX1272_writeRegister+0x64>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80013a4:	615a      	str	r2, [r3, #20]

}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200004f8 	.word	0x200004f8

080013b4 <SX1272_readRegister>:

uint8_t SX1272_readRegister(SX1272_t *lora, uint8_t address) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	70fb      	strb	r3, [r7, #3]
  uint8_t response = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	75fb      	strb	r3, [r7, #23]
  SPI_t *spi       = lora->base;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	613b      	str	r3, [r7, #16]

  //Pull CS Low
   LORA_CS_GPIO.port->ODR &= ~(LORA_CS);
 80013ca:	4b14      	ldr	r3, [pc, #80]	@ (800141c <SX1272_readRegister+0x68>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	695a      	ldr	r2, [r3, #20]
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <SX1272_readRegister+0x68>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013d8:	615a      	str	r2, [r3, #20]

  // Send write data and address
  uint8_t payload = address & 0x7F;              // Load payload with address and read command
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013e0:	73fb      	strb	r3, [r7, #15]
  response        = spi->transmit(spi, payload); // Transmit payload
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	691b      	ldr	r3, [r3, #16]
 80013e6:	7bfa      	ldrb	r2, [r7, #15]
 80013e8:	b292      	uxth	r2, r2
 80013ea:	4611      	mov	r1, r2
 80013ec:	6938      	ldr	r0, [r7, #16]
 80013ee:	4798      	blx	r3
 80013f0:	4603      	mov	r3, r0
 80013f2:	75fb      	strb	r3, [r7, #23]
  response        = spi->transmit(spi, 0xFF);    // Transmit dummy data and reasd response
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	21ff      	movs	r1, #255	@ 0xff
 80013fa:	6938      	ldr	r0, [r7, #16]
 80013fc:	4798      	blx	r3
 80013fe:	4603      	mov	r3, r0
 8001400:	75fb      	strb	r3, [r7, #23]

  //Set CS High
  LORA_CS_GPIO.port->ODR |= (LORA_CS);
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <SX1272_readRegister+0x68>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	695a      	ldr	r2, [r3, #20]
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <SX1272_readRegister+0x68>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001410:	615a      	str	r2, [r3, #20]

  return response;
 8001412:	7dfb      	ldrb	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	200004f8 	.word	0x200004f8

08001420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db0b      	blt.n	800144a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 021f 	and.w	r2, r3, #31
 8001438:	4907      	ldr	r1, [pc, #28]	@ (8001458 <__NVIC_EnableIRQ+0x38>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	095b      	lsrs	r3, r3, #5
 8001440:	2001      	movs	r0, #1
 8001442:	fa00 f202 	lsl.w	r2, r0, r2
 8001446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000e100 	.word	0xe000e100

0800145c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	2b00      	cmp	r3, #0
 800146c:	db12      	blt.n	8001494 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	f003 021f 	and.w	r2, r3, #31
 8001474:	490a      	ldr	r1, [pc, #40]	@ (80014a0 <__NVIC_DisableIRQ+0x44>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	095b      	lsrs	r3, r3, #5
 800147c:	2001      	movs	r0, #1
 800147e:	fa00 f202 	lsl.w	r2, r0, r2
 8001482:	3320      	adds	r3, #32
 8001484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001488:	f3bf 8f4f 	dsb	sy
}
 800148c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800148e:	f3bf 8f6f 	isb	sy
}
 8001492:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	db0a      	blt.n	80014ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	490c      	ldr	r1, [pc, #48]	@ (80014f0 <__NVIC_SetPriority+0x4c>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	440b      	add	r3, r1
 80014c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014cc:	e00a      	b.n	80014e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4908      	ldr	r1, [pc, #32]	@ (80014f4 <__NVIC_SetPriority+0x50>)
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	3b04      	subs	r3, #4
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	440b      	add	r3, r1
 80014e2:	761a      	strb	r2, [r3, #24]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000e100 	.word	0xe000e100
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b094      	sub	sp, #80	@ 0x50
 80014fc:	af04      	add	r7, sp, #16
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 80014fe:	f002 fe53 	bl	80041a8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
	SystemClock_Config();
 8001502:	f001 ff67 	bl	80033d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
	configureRCC_APB1();
 8001506:	f7ff fbdf 	bl	8000cc8 <configureRCC_APB1>
	configureRCC_APB2();
 800150a:	f7ff fc09 	bl	8000d20 <configureRCC_APB2>
	configureRCC_AHB1();
 800150e:	f7ff fc33 	bl	8000d78 <configureRCC_AHB1>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	HAL_Delay(100); //important!!
 8001512:	2064      	movs	r0, #100	@ 0x64
 8001514:	f002 feba 	bl	800428c <HAL_Delay>

	MX_GPIO_Init();
 8001518:	f001 ffcc 	bl	80034b4 <MX_GPIO_Init>
	MX_I2C2_Init();
 800151c:	f002 f832 	bl	8003584 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	configureSPIBus6();
 8001520:	f7ff fb18 	bl	8000b54 <configureSPIBus6>
	configureSPIBus1();
 8001524:	f7ff fa06 	bl	8000934 <configureSPIBus1>
	configureSPIBus5();
 8001528:	f7ff fac8 	bl	8000abc <configureSPIBus5>

	GPIO_init(&LOADCELL_CS, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x02);
 800152c:	2302      	movs	r3, #2
 800152e:	9302      	str	r3, [sp, #8]
 8001530:	2300      	movs	r3, #0
 8001532:	9301      	str	r3, [sp, #4]
 8001534:	2301      	movs	r3, #1
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	2300      	movs	r3, #0
 800153a:	2201      	movs	r2, #1
 800153c:	49bb      	ldr	r1, [pc, #748]	@ (800182c <main+0x334>)
 800153e:	48bc      	ldr	r0, [pc, #752]	@ (8001830 <main+0x338>)
 8001540:	f7ff fc38 	bl	8000db4 <GPIO_init>
	LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8001544:	4bba      	ldr	r3, [pc, #744]	@ (8001830 <main+0x338>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	695a      	ldr	r2, [r3, #20]
 800154a:	4bb9      	ldr	r3, [pc, #740]	@ (8001830 <main+0x338>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f042 0204 	orr.w	r2, r2, #4
 8001552:	615a      	str	r2, [r3, #20]

	GPIO_init(&ADDITIONAL_ADC_CS, GPIOF, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x06);
 8001554:	2306      	movs	r3, #6
 8001556:	9302      	str	r3, [sp, #8]
 8001558:	2300      	movs	r3, #0
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	2301      	movs	r3, #1
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2300      	movs	r3, #0
 8001562:	2201      	movs	r2, #1
 8001564:	49b3      	ldr	r1, [pc, #716]	@ (8001834 <main+0x33c>)
 8001566:	48b4      	ldr	r0, [pc, #720]	@ (8001838 <main+0x340>)
 8001568:	f7ff fc24 	bl	8000db4 <GPIO_init>
	ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 800156c:	4bb2      	ldr	r3, [pc, #712]	@ (8001838 <main+0x340>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	695a      	ldr	r2, [r3, #20]
 8001572:	4bb1      	ldr	r3, [pc, #708]	@ (8001838 <main+0x340>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800157a:	615a      	str	r2, [r3, #20]

	 SPI_Config 	ADC_SPICONFIG = SPI_CONFIG_DEFAULT; // Using default settings as base
 800157c:	2300      	movs	r3, #0
 800157e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001580:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800158c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001590:	f043 0302 	orr.w	r3, r3, #2
 8001594:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001598:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800159c:	f043 0304 	orr.w	r3, r3, #4
 80015a0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80015a4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015a8:	2202      	movs	r2, #2
 80015aa:	f362 03c5 	bfi	r3, r2, #3, #3
 80015ae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80015b2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80015be:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80015c2:	f043 0302 	orr.w	r3, r3, #2
 80015c6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	 ADC_SPICONFIG.CPHA        = SPI_CPHA_SECOND;     // Begin on first clock edge
 80015ca:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.CPOL        = SPI_CPOL1;          // Idle clock low
 80015d6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015da:	f043 0302 	orr.w	r3, r3, #2
 80015de:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.BR 		  = SPI_BR_PCLK16;
 80015e2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015e6:	2203      	movs	r2, #3
 80015e8:	f362 03c5 	bfi	r3, r2, #3, #3
 80015ec:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	 ADC_SPICONFIG.DFF		  = SPI_DFF16;
 80015f0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80015f4:	f043 0308 	orr.w	r3, r3, #8
 80015f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	 static SPI_t ADDTIONAL_ADC;
	 static SPI_t LOADCELL_ADC;
	 ADDTIONAL_ADC = SPI_init(SPI5, &ADC_SPICONFIG);
 80015fc:	4c8f      	ldr	r4, [pc, #572]	@ (800183c <main+0x344>)
 80015fe:	463b      	mov	r3, r7
 8001600:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001604:	498e      	ldr	r1, [pc, #568]	@ (8001840 <main+0x348>)
 8001606:	4618      	mov	r0, r3
 8001608:	f002 fbba 	bl	8003d80 <SPI_init>
 800160c:	4625      	mov	r5, r4
 800160e:	463c      	mov	r4, r7
 8001610:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001612:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001614:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001618:	e885 0003 	stmia.w	r5, {r0, r1}
	 LOADCELL_ADC = SPI_init(SPI1, &ADC_SPICONFIG);
 800161c:	4c89      	ldr	r4, [pc, #548]	@ (8001844 <main+0x34c>)
 800161e:	463b      	mov	r3, r7
 8001620:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001624:	4988      	ldr	r1, [pc, #544]	@ (8001848 <main+0x350>)
 8001626:	4618      	mov	r0, r3
 8001628:	f002 fbaa 	bl	8003d80 <SPI_init>
 800162c:	4625      	mov	r5, r4
 800162e:	463c      	mov	r4, r7
 8001630:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001632:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001634:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001638:	e885 0003 	stmia.w	r5, {r0, r1}

	//-------------------- SMD LED GPIO --------------------------
  	//make the pullup/down selection be internal pulldowns to match external circuit
	//THESE LEDS WILL BE SET ONCE AN ERROR OCCURS WITH THEIR RESPECTIVE FUNCTION
	//PG0 -> Power LED
	GPIO_init(&LED_1, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0C);
 800163c:	230c      	movs	r3, #12
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	2301      	movs	r3, #1
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	2301      	movs	r3, #1
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2300      	movs	r3, #0
 800164a:	2201      	movs	r2, #1
 800164c:	4977      	ldr	r1, [pc, #476]	@ (800182c <main+0x334>)
 800164e:	487f      	ldr	r0, [pc, #508]	@ (800184c <main+0x354>)
 8001650:	f7ff fbb0 	bl	8000db4 <GPIO_init>
	//PG1 -> local LED
	GPIO_init(&LED_2, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0B);
 8001654:	230b      	movs	r3, #11
 8001656:	9302      	str	r3, [sp, #8]
 8001658:	2301      	movs	r3, #1
 800165a:	9301      	str	r3, [sp, #4]
 800165c:	2301      	movs	r3, #1
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	2300      	movs	r3, #0
 8001662:	2201      	movs	r2, #1
 8001664:	4971      	ldr	r1, [pc, #452]	@ (800182c <main+0x334>)
 8001666:	487a      	ldr	r0, [pc, #488]	@ (8001850 <main+0x358>)
 8001668:	f7ff fba4 	bl	8000db4 <GPIO_init>
	//PE7 -> remote LED
	GPIO_init(&LED_3, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x0A);
 800166c:	230a      	movs	r3, #10
 800166e:	9302      	str	r3, [sp, #8]
 8001670:	2301      	movs	r3, #1
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	2301      	movs	r3, #1
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2300      	movs	r3, #0
 800167a:	2201      	movs	r2, #1
 800167c:	496b      	ldr	r1, [pc, #428]	@ (800182c <main+0x334>)
 800167e:	4875      	ldr	r0, [pc, #468]	@ (8001854 <main+0x35c>)
 8001680:	f7ff fb98 	bl	8000db4 <GPIO_init>
	//PE8 -> transducer LED
	GPIO_init(&LED_4, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x09);
 8001684:	2309      	movs	r3, #9
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	2301      	movs	r3, #1
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	2301      	movs	r3, #1
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	2201      	movs	r2, #1
 8001694:	4965      	ldr	r1, [pc, #404]	@ (800182c <main+0x334>)
 8001696:	4870      	ldr	r0, [pc, #448]	@ (8001858 <main+0x360>)
 8001698:	f7ff fb8c 	bl	8000db4 <GPIO_init>
	//PG5 -> N2O LED
	GPIO_init(&LED_5, GPIOA, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x08);
 800169c:	2308      	movs	r3, #8
 800169e:	9302      	str	r3, [sp, #8]
 80016a0:	2301      	movs	r3, #1
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	2301      	movs	r3, #1
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2300      	movs	r3, #0
 80016aa:	2201      	movs	r2, #1
 80016ac:	495f      	ldr	r1, [pc, #380]	@ (800182c <main+0x334>)
 80016ae:	486b      	ldr	r0, [pc, #428]	@ (800185c <main+0x364>)
 80016b0:	f7ff fb80 	bl	8000db4 <GPIO_init>
	//PG6 -> O2 LED
	GPIO_init(&LED_6, GPIOC, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_UP, 0x09);
 80016b4:	2309      	movs	r3, #9
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	2301      	movs	r3, #1
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	2301      	movs	r3, #1
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2300      	movs	r3, #0
 80016c2:	2201      	movs	r2, #1
 80016c4:	4966      	ldr	r1, [pc, #408]	@ (8001860 <main+0x368>)
 80016c6:	4867      	ldr	r0, [pc, #412]	@ (8001864 <main+0x36c>)
 80016c8:	f7ff fb74 	bl	8000db4 <GPIO_init>
	//-------------------- LED GPIO --------------------------
  	//make the pullup/down selection be internal pulldowns to match external circuit
	//THESE LEDS WILL BE SET ONCE AN ERROR OCCURS WITH THEIR RESPECTIVE FUNCTION

	//PG0 -> Power LED
	GPIO_init(&led_power, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x00);
 80016cc:	2300      	movs	r3, #0
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	2302      	movs	r3, #2
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	2301      	movs	r3, #1
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2300      	movs	r3, #0
 80016da:	2201      	movs	r2, #1
 80016dc:	4962      	ldr	r1, [pc, #392]	@ (8001868 <main+0x370>)
 80016de:	4863      	ldr	r0, [pc, #396]	@ (800186c <main+0x374>)
 80016e0:	f7ff fb68 	bl	8000db4 <GPIO_init>
	//PG1 -> local LED
	GPIO_init(&led_local, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x01);
 80016e4:	2301      	movs	r3, #1
 80016e6:	9302      	str	r3, [sp, #8]
 80016e8:	2302      	movs	r3, #2
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	2301      	movs	r3, #1
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	2300      	movs	r3, #0
 80016f2:	2201      	movs	r2, #1
 80016f4:	495c      	ldr	r1, [pc, #368]	@ (8001868 <main+0x370>)
 80016f6:	485e      	ldr	r0, [pc, #376]	@ (8001870 <main+0x378>)
 80016f8:	f7ff fb5c 	bl	8000db4 <GPIO_init>
	//PE7 -> remote LED
	GPIO_init(&led_remote, GPIOE, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x07);
 80016fc:	2307      	movs	r3, #7
 80016fe:	9302      	str	r3, [sp, #8]
 8001700:	2302      	movs	r3, #2
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	2301      	movs	r3, #1
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	2300      	movs	r3, #0
 800170a:	2201      	movs	r2, #1
 800170c:	4959      	ldr	r1, [pc, #356]	@ (8001874 <main+0x37c>)
 800170e:	485a      	ldr	r0, [pc, #360]	@ (8001878 <main+0x380>)
 8001710:	f7ff fb50 	bl	8000db4 <GPIO_init>
	//PE8 -> transducer LED
	GPIO_init(&led_transducer, GPIOE, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x08);
 8001714:	2308      	movs	r3, #8
 8001716:	9302      	str	r3, [sp, #8]
 8001718:	2302      	movs	r3, #2
 800171a:	9301      	str	r3, [sp, #4]
 800171c:	2301      	movs	r3, #1
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	2300      	movs	r3, #0
 8001722:	2201      	movs	r2, #1
 8001724:	4953      	ldr	r1, [pc, #332]	@ (8001874 <main+0x37c>)
 8001726:	4855      	ldr	r0, [pc, #340]	@ (800187c <main+0x384>)
 8001728:	f7ff fb44 	bl	8000db4 <GPIO_init>
	//PG5 -> N2O LED
	GPIO_init(&led_n2o, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x05);
 800172c:	2305      	movs	r3, #5
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2302      	movs	r3, #2
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	2301      	movs	r3, #1
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2300      	movs	r3, #0
 800173a:	2201      	movs	r2, #1
 800173c:	494a      	ldr	r1, [pc, #296]	@ (8001868 <main+0x370>)
 800173e:	4850      	ldr	r0, [pc, #320]	@ (8001880 <main+0x388>)
 8001740:	f7ff fb38 	bl	8000db4 <GPIO_init>
	//PG6 -> O2 LED
	GPIO_init(&led_o2, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x06);
 8001744:	2306      	movs	r3, #6
 8001746:	9302      	str	r3, [sp, #8]
 8001748:	2302      	movs	r3, #2
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	2301      	movs	r3, #1
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2300      	movs	r3, #0
 8001752:	2201      	movs	r2, #1
 8001754:	4944      	ldr	r1, [pc, #272]	@ (8001868 <main+0x370>)
 8001756:	484b      	ldr	r0, [pc, #300]	@ (8001884 <main+0x38c>)
 8001758:	f7ff fb2c 	bl	8000db4 <GPIO_init>

	//-------------------- Control GPIO --------------------------

	//PF15-> Activate_sys SW
	GPIO_init(&activate_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 800175c:	230f      	movs	r3, #15
 800175e:	9302      	str	r3, [sp, #8]
 8001760:	2302      	movs	r3, #2
 8001762:	9301      	str	r3, [sp, #4]
 8001764:	2301      	movs	r3, #1
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	2300      	movs	r3, #0
 800176a:	2200      	movs	r2, #0
 800176c:	4931      	ldr	r1, [pc, #196]	@ (8001834 <main+0x33c>)
 800176e:	4846      	ldr	r0, [pc, #280]	@ (8001888 <main+0x390>)
 8001770:	f7ff fb20 	bl	8000db4 <GPIO_init>
	//PF14-> Local_control SW
	GPIO_init(&local_control_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0E);
 8001774:	230e      	movs	r3, #14
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	2302      	movs	r3, #2
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	2301      	movs	r3, #1
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	2300      	movs	r3, #0
 8001782:	2200      	movs	r2, #0
 8001784:	492b      	ldr	r1, [pc, #172]	@ (8001834 <main+0x33c>)
 8001786:	4841      	ldr	r0, [pc, #260]	@ (800188c <main+0x394>)
 8001788:	f7ff fb14 	bl	8000db4 <GPIO_init>
	//PF13-> N20_ISO SW
	GPIO_init(&N2O_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 800178c:	230d      	movs	r3, #13
 800178e:	9302      	str	r3, [sp, #8]
 8001790:	2302      	movs	r3, #2
 8001792:	9301      	str	r3, [sp, #4]
 8001794:	2301      	movs	r3, #1
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	2300      	movs	r3, #0
 800179a:	2200      	movs	r2, #0
 800179c:	4925      	ldr	r1, [pc, #148]	@ (8001834 <main+0x33c>)
 800179e:	483c      	ldr	r0, [pc, #240]	@ (8001890 <main+0x398>)
 80017a0:	f7ff fb08 	bl	8000db4 <GPIO_init>
	//PF12-> O2_ISO SW
	GPIO_init(&O2_IS_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 80017a4:	230c      	movs	r3, #12
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	2302      	movs	r3, #2
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	2301      	movs	r3, #1
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2300      	movs	r3, #0
 80017b2:	2200      	movs	r2, #0
 80017b4:	491f      	ldr	r1, [pc, #124]	@ (8001834 <main+0x33c>)
 80017b6:	4837      	ldr	r0, [pc, #220]	@ (8001894 <main+0x39c>)
 80017b8:	f7ff fafc 	bl	8000db4 <GPIO_init>
	//PF11-> IGNITION_ISO SW
	GPIO_init(&IGNITION_IS_SW, GPIOF, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0B);
 80017bc:	230b      	movs	r3, #11
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	2302      	movs	r3, #2
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	2301      	movs	r3, #1
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2300      	movs	r3, #0
 80017ca:	2200      	movs	r2, #0
 80017cc:	4919      	ldr	r1, [pc, #100]	@ (8001834 <main+0x33c>)
 80017ce:	4832      	ldr	r0, [pc, #200]	@ (8001898 <main+0x3a0>)
 80017d0:	f7ff faf0 	bl	8000db4 <GPIO_init>
	//PB0-> N2O_DEADMAN_SW
	GPIO_init(&N2O_DEAD_SW, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x00);
 80017d4:	2300      	movs	r3, #0
 80017d6:	9302      	str	r3, [sp, #8]
 80017d8:	2302      	movs	r3, #2
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	2301      	movs	r3, #1
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2300      	movs	r3, #0
 80017e2:	2200      	movs	r2, #0
 80017e4:	492d      	ldr	r1, [pc, #180]	@ (800189c <main+0x3a4>)
 80017e6:	482e      	ldr	r0, [pc, #184]	@ (80018a0 <main+0x3a8>)
 80017e8:	f7ff fae4 	bl	8000db4 <GPIO_init>
	//PC5-> O2_DEADMAN_SW
	GPIO_init(&O2_DEAD_SW, GPIOC, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x05);
 80017ec:	2305      	movs	r3, #5
 80017ee:	9302      	str	r3, [sp, #8]
 80017f0:	2302      	movs	r3, #2
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	2301      	movs	r3, #1
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	2300      	movs	r3, #0
 80017fa:	2200      	movs	r2, #0
 80017fc:	4918      	ldr	r1, [pc, #96]	@ (8001860 <main+0x368>)
 80017fe:	4829      	ldr	r0, [pc, #164]	@ (80018a4 <main+0x3ac>)
 8001800:	f7ff fad8 	bl	8000db4 <GPIO_init>
	//PC4-> IGNITE_DEADMAN_SW
	GPIO_init(&IGNITE_DEAD_SW, GPIOC, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x04);
 8001804:	2304      	movs	r3, #4
 8001806:	9302      	str	r3, [sp, #8]
 8001808:	2302      	movs	r3, #2
 800180a:	9301      	str	r3, [sp, #4]
 800180c:	2301      	movs	r3, #1
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	2300      	movs	r3, #0
 8001812:	2200      	movs	r2, #0
 8001814:	4912      	ldr	r1, [pc, #72]	@ (8001860 <main+0x368>)
 8001816:	4824      	ldr	r0, [pc, #144]	@ (80018a8 <main+0x3b0>)
 8001818:	f7ff facc 	bl	8000db4 <GPIO_init>

	//-------------------- IGNITE ACTUATION GPIO --------------------------
	GPIO_init(&Ignition1_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 800181c:	230f      	movs	r3, #15
 800181e:	9302      	str	r3, [sp, #8]
 8001820:	2302      	movs	r3, #2
 8001822:	9301      	str	r3, [sp, #4]
 8001824:	2301      	movs	r3, #1
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	2300      	movs	r3, #0
 800182a:	e03f      	b.n	80018ac <main+0x3b4>
 800182c:	40020000 	.word	0x40020000
 8001830:	20000510 	.word	0x20000510
 8001834:	40021400 	.word	0x40021400
 8001838:	20000528 	.word	0x20000528
 800183c:	200005a0 	.word	0x200005a0
 8001840:	40015000 	.word	0x40015000
 8001844:	200005b8 	.word	0x200005b8
 8001848:	40013000 	.word	0x40013000
 800184c:	20000378 	.word	0x20000378
 8001850:	20000390 	.word	0x20000390
 8001854:	200003a8 	.word	0x200003a8
 8001858:	200003c0 	.word	0x200003c0
 800185c:	200003d8 	.word	0x200003d8
 8001860:	40020800 	.word	0x40020800
 8001864:	200003f0 	.word	0x200003f0
 8001868:	40021800 	.word	0x40021800
 800186c:	200002e8 	.word	0x200002e8
 8001870:	20000300 	.word	0x20000300
 8001874:	40021000 	.word	0x40021000
 8001878:	20000318 	.word	0x20000318
 800187c:	20000330 	.word	0x20000330
 8001880:	20000348 	.word	0x20000348
 8001884:	20000360 	.word	0x20000360
 8001888:	20000408 	.word	0x20000408
 800188c:	20000420 	.word	0x20000420
 8001890:	20000450 	.word	0x20000450
 8001894:	20000468 	.word	0x20000468
 8001898:	20000480 	.word	0x20000480
 800189c:	40020400 	.word	0x40020400
 80018a0:	20000498 	.word	0x20000498
 80018a4:	200004b0 	.word	0x200004b0
 80018a8:	200004c8 	.word	0x200004c8
 80018ac:	2201      	movs	r2, #1
 80018ae:	49a5      	ldr	r1, [pc, #660]	@ (8001b44 <main+0x64c>)
 80018b0:	48a5      	ldr	r0, [pc, #660]	@ (8001b48 <main+0x650>)
 80018b2:	f7ff fa7f 	bl	8000db4 <GPIO_init>
	GPIO_init(&Ignition1_OP ,GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0E);
 80018b6:	230e      	movs	r3, #14
 80018b8:	9302      	str	r3, [sp, #8]
 80018ba:	2302      	movs	r3, #2
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2301      	movs	r3, #1
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2300      	movs	r3, #0
 80018c4:	2201      	movs	r2, #1
 80018c6:	499f      	ldr	r1, [pc, #636]	@ (8001b44 <main+0x64c>)
 80018c8:	48a0      	ldr	r0, [pc, #640]	@ (8001b4c <main+0x654>)
 80018ca:	f7ff fa73 	bl	8000db4 <GPIO_init>



	GPIO_init(&Ignition2_ARM, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x03);
 80018ce:	2303      	movs	r3, #3
 80018d0:	9302      	str	r3, [sp, #8]
 80018d2:	2302      	movs	r3, #2
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2301      	movs	r3, #1
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2300      	movs	r3, #0
 80018dc:	2201      	movs	r2, #1
 80018de:	499c      	ldr	r1, [pc, #624]	@ (8001b50 <main+0x658>)
 80018e0:	489c      	ldr	r0, [pc, #624]	@ (8001b54 <main+0x65c>)
 80018e2:	f7ff fa67 	bl	8000db4 <GPIO_init>
	GPIO_init(&Ignition2_OP ,GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x02);
 80018e6:	2302      	movs	r3, #2
 80018e8:	9302      	str	r3, [sp, #8]
 80018ea:	2302      	movs	r3, #2
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	2301      	movs	r3, #1
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2300      	movs	r3, #0
 80018f4:	2201      	movs	r2, #1
 80018f6:	4996      	ldr	r1, [pc, #600]	@ (8001b50 <main+0x658>)
 80018f8:	4897      	ldr	r0, [pc, #604]	@ (8001b58 <main+0x660>)
 80018fa:	f7ff fa5b 	bl	8000db4 <GPIO_init>
	//Disarm Ignition circuit
	Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 80018fe:	4b95      	ldr	r3, [pc, #596]	@ (8001b54 <main+0x65c>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	4b93      	ldr	r3, [pc, #588]	@ (8001b54 <main+0x65c>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f042 0208 	orr.w	r2, r2, #8
 800190c:	615a      	str	r2, [r3, #20]
	Ignition2_OP.port->ODR |= (IGNITION2_OP);
 800190e:	4b92      	ldr	r3, [pc, #584]	@ (8001b58 <main+0x660>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	695a      	ldr	r2, [r3, #20]
 8001914:	4b90      	ldr	r3, [pc, #576]	@ (8001b58 <main+0x660>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f042 0204 	orr.w	r2, r2, #4
 800191c:	615a      	str	r2, [r3, #20]


	//-------------------- RELAY ACTUATION GPIO --------------------------
	//Relay 1 ->PURGE Relay
	GPIO_init(&CH1_OP, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 800191e:	230d      	movs	r3, #13
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	2302      	movs	r3, #2
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	2301      	movs	r3, #1
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2300      	movs	r3, #0
 800192c:	2201      	movs	r2, #1
 800192e:	498b      	ldr	r1, [pc, #556]	@ (8001b5c <main+0x664>)
 8001930:	488b      	ldr	r0, [pc, #556]	@ (8001b60 <main+0x668>)
 8001932:	f7ff fa3f 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH1_ARM, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN,  0x0E);
 8001936:	230e      	movs	r3, #14
 8001938:	9302      	str	r3, [sp, #8]
 800193a:	2302      	movs	r3, #2
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	2301      	movs	r3, #1
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2300      	movs	r3, #0
 8001944:	2201      	movs	r2, #1
 8001946:	4985      	ldr	r1, [pc, #532]	@ (8001b5c <main+0x664>)
 8001948:	4886      	ldr	r0, [pc, #536]	@ (8001b64 <main+0x66c>)
 800194a:	f7ff fa33 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH1_MON, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN,  0x0B);
 800194e:	230b      	movs	r3, #11
 8001950:	9302      	str	r3, [sp, #8]
 8001952:	2302      	movs	r3, #2
 8001954:	9301      	str	r3, [sp, #4]
 8001956:	2301      	movs	r3, #1
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	2300      	movs	r3, #0
 800195c:	2200      	movs	r2, #0
 800195e:	497f      	ldr	r1, [pc, #508]	@ (8001b5c <main+0x664>)
 8001960:	4881      	ldr	r0, [pc, #516]	@ (8001b68 <main+0x670>)
 8001962:	f7ff fa27 	bl	8000db4 <GPIO_init>

	//Relay 2 -> O2 Relay
	GPIO_init(&CH2_OP, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0A);
 8001966:	230a      	movs	r3, #10
 8001968:	9302      	str	r3, [sp, #8]
 800196a:	2302      	movs	r3, #2
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	2301      	movs	r3, #1
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	2300      	movs	r3, #0
 8001974:	2201      	movs	r2, #1
 8001976:	4979      	ldr	r1, [pc, #484]	@ (8001b5c <main+0x664>)
 8001978:	487c      	ldr	r0, [pc, #496]	@ (8001b6c <main+0x674>)
 800197a:	f7ff fa1b 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH2_ARM, GPIOB, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 800197e:	230c      	movs	r3, #12
 8001980:	9302      	str	r3, [sp, #8]
 8001982:	2302      	movs	r3, #2
 8001984:	9301      	str	r3, [sp, #4]
 8001986:	2301      	movs	r3, #1
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	2300      	movs	r3, #0
 800198c:	2201      	movs	r2, #1
 800198e:	4973      	ldr	r1, [pc, #460]	@ (8001b5c <main+0x664>)
 8001990:	4877      	ldr	r0, [pc, #476]	@ (8001b70 <main+0x678>)
 8001992:	f7ff fa0f 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH2_MON, GPIOB, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0F);
 8001996:	230f      	movs	r3, #15
 8001998:	9302      	str	r3, [sp, #8]
 800199a:	2302      	movs	r3, #2
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	2301      	movs	r3, #1
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	2300      	movs	r3, #0
 80019a4:	2200      	movs	r2, #0
 80019a6:	496d      	ldr	r1, [pc, #436]	@ (8001b5c <main+0x664>)
 80019a8:	4872      	ldr	r0, [pc, #456]	@ (8001b74 <main+0x67c>)
 80019aa:	f7ff fa03 	bl	8000db4 <GPIO_init>

	//Relay 3 -> N20 Relay
	GPIO_init(&CH3_OP, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0B);
 80019ae:	230b      	movs	r3, #11
 80019b0:	9302      	str	r3, [sp, #8]
 80019b2:	2302      	movs	r3, #2
 80019b4:	9301      	str	r3, [sp, #4]
 80019b6:	2301      	movs	r3, #1
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2300      	movs	r3, #0
 80019bc:	2201      	movs	r2, #1
 80019be:	4961      	ldr	r1, [pc, #388]	@ (8001b44 <main+0x64c>)
 80019c0:	486d      	ldr	r0, [pc, #436]	@ (8001b78 <main+0x680>)
 80019c2:	f7ff f9f7 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH3_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0C);
 80019c6:	230c      	movs	r3, #12
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	2302      	movs	r3, #2
 80019cc:	9301      	str	r3, [sp, #4]
 80019ce:	2301      	movs	r3, #1
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	2300      	movs	r3, #0
 80019d4:	2201      	movs	r2, #1
 80019d6:	495b      	ldr	r1, [pc, #364]	@ (8001b44 <main+0x64c>)
 80019d8:	4868      	ldr	r0, [pc, #416]	@ (8001b7c <main+0x684>)
 80019da:	f7ff f9eb 	bl	8000db4 <GPIO_init>
	GPIO_init(&CH3_MON, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x08);
 80019de:	2308      	movs	r3, #8
 80019e0:	9302      	str	r3, [sp, #8]
 80019e2:	2302      	movs	r3, #2
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	2301      	movs	r3, #1
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2300      	movs	r3, #0
 80019ec:	2201      	movs	r2, #1
 80019ee:	4955      	ldr	r1, [pc, #340]	@ (8001b44 <main+0x64c>)
 80019f0:	4863      	ldr	r0, [pc, #396]	@ (8001b80 <main+0x688>)
 80019f2:	f7ff f9df 	bl	8000db4 <GPIO_init>

	//Relay 4 //for future expansion
	 GPIO_init(&CH4_OP, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x09);
 80019f6:	2309      	movs	r3, #9
 80019f8:	9302      	str	r3, [sp, #8]
 80019fa:	2302      	movs	r3, #2
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	2301      	movs	r3, #1
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2300      	movs	r3, #0
 8001a04:	2201      	movs	r2, #1
 8001a06:	494f      	ldr	r1, [pc, #316]	@ (8001b44 <main+0x64c>)
 8001a08:	485e      	ldr	r0, [pc, #376]	@ (8001b84 <main+0x68c>)
 8001a0a:	f7ff f9d3 	bl	8000db4 <GPIO_init>
	 GPIO_init(&CH4_ARM, GPIOD, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0A);
 8001a0e:	230a      	movs	r3, #10
 8001a10:	9302      	str	r3, [sp, #8]
 8001a12:	2302      	movs	r3, #2
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	2301      	movs	r3, #1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4949      	ldr	r1, [pc, #292]	@ (8001b44 <main+0x64c>)
 8001a20:	4859      	ldr	r0, [pc, #356]	@ (8001b88 <main+0x690>)
 8001a22:	f7ff f9c7 	bl	8000db4 <GPIO_init>
	 GPIO_init(&CH4_MON, GPIOD, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_DOWN, 0x0D);
 8001a26:	230d      	movs	r3, #13
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	2301      	movs	r3, #1
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2300      	movs	r3, #0
 8001a34:	2200      	movs	r2, #0
 8001a36:	4943      	ldr	r1, [pc, #268]	@ (8001b44 <main+0x64c>)
 8001a38:	4854      	ldr	r0, [pc, #336]	@ (8001b8c <main+0x694>)
 8001a3a:	f7ff f9bb 	bl	8000db4 <GPIO_init>



	 GPIO_init(&RF_SW, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x0A);
 8001a3e:	230a      	movs	r3, #10
 8001a40:	9302      	str	r3, [sp, #8]
 8001a42:	2300      	movs	r3, #0
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	2301      	movs	r3, #1
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4940      	ldr	r1, [pc, #256]	@ (8001b50 <main+0x658>)
 8001a50:	484f      	ldr	r0, [pc, #316]	@ (8001b90 <main+0x698>)
 8001a52:	f7ff f9af 	bl	8000db4 <GPIO_init>

	 GPIO_init(&LORA_CS_GPIO, GPIOG, GPIO_MODER_GENERAL_PURPOSE_OUTPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x0B);
 8001a56:	230b      	movs	r3, #11
 8001a58:	9302      	str	r3, [sp, #8]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	2301      	movs	r3, #1
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2300      	movs	r3, #0
 8001a64:	2201      	movs	r2, #1
 8001a66:	493a      	ldr	r1, [pc, #232]	@ (8001b50 <main+0x658>)
 8001a68:	484a      	ldr	r0, [pc, #296]	@ (8001b94 <main+0x69c>)
 8001a6a:	f7ff f9a3 	bl	8000db4 <GPIO_init>

	 RF_SW.port->ODR |= (GPIO_ODR_OD10);
 8001a6e:	4b48      	ldr	r3, [pc, #288]	@ (8001b90 <main+0x698>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	695a      	ldr	r2, [r3, #20]
 8001a74:	4b46      	ldr	r3, [pc, #280]	@ (8001b90 <main+0x698>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a7c:	615a      	str	r2, [r3, #20]
	 LORA_CS_GPIO.port->ODR |= (LORA_CS);
 8001a7e:	4b45      	ldr	r3, [pc, #276]	@ (8001b94 <main+0x69c>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	695a      	ldr	r2, [r3, #20]
 8001a84:	4b43      	ldr	r3, [pc, #268]	@ (8001b94 <main+0x69c>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a8c:	615a      	str	r2, [r3, #20]

	 //Ensure CH1-4 is turned off, as its currently unused
	 CH1_ARM.port->ODR &= ~(CH1_Arm);
 8001a8e:	4b35      	ldr	r3, [pc, #212]	@ (8001b64 <main+0x66c>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	695a      	ldr	r2, [r3, #20]
 8001a94:	4b33      	ldr	r3, [pc, #204]	@ (8001b64 <main+0x66c>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001a9c:	615a      	str	r2, [r3, #20]
	 CH1_OP.port->ODR &= ~(CH1_Operate);
 8001a9e:	4b30      	ldr	r3, [pc, #192]	@ (8001b60 <main+0x668>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	695a      	ldr	r2, [r3, #20]
 8001aa4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b60 <main+0x668>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001aac:	615a      	str	r2, [r3, #20]
	 CH2_ARM.port->ODR &= ~(CH2_Arm);
 8001aae:	4b30      	ldr	r3, [pc, #192]	@ (8001b70 <main+0x678>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	695a      	ldr	r2, [r3, #20]
 8001ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b70 <main+0x678>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001abc:	615a      	str	r2, [r3, #20]
	 CH2_OP.port->ODR &= ~(CH2_Operate);
 8001abe:	4b2b      	ldr	r3, [pc, #172]	@ (8001b6c <main+0x674>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	695a      	ldr	r2, [r3, #20]
 8001ac4:	4b29      	ldr	r3, [pc, #164]	@ (8001b6c <main+0x674>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001acc:	615a      	str	r2, [r3, #20]
	 CH3_ARM.port->ODR &= ~(CH3_Arm);
 8001ace:	4b2b      	ldr	r3, [pc, #172]	@ (8001b7c <main+0x684>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	695a      	ldr	r2, [r3, #20]
 8001ad4:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <main+0x684>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001adc:	615a      	str	r2, [r3, #20]
	 CH3_OP.port->ODR &= ~(CH3_Operate);
 8001ade:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <main+0x680>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	695a      	ldr	r2, [r3, #20]
 8001ae4:	4b24      	ldr	r3, [pc, #144]	@ (8001b78 <main+0x680>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001aec:	615a      	str	r2, [r3, #20]
	 CH4_ARM.port->ODR &= ~(CH4_Arm);
 8001aee:	4b26      	ldr	r3, [pc, #152]	@ (8001b88 <main+0x690>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	695a      	ldr	r2, [r3, #20]
 8001af4:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <main+0x690>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001afc:	615a      	str	r2, [r3, #20]
	 CH4_OP.port->ODR &= ~(CH4_Operate);
 8001afe:	4b21      	ldr	r3, [pc, #132]	@ (8001b84 <main+0x68c>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	695a      	ldr	r2, [r3, #20]
 8001b04:	4b1f      	ldr	r3, [pc, #124]	@ (8001b84 <main+0x68c>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b0c:	615a      	str	r2, [r3, #20]




	//Make sure interrupts are configured BEFORE interupts
	GPIO_init(&LoRa_Rx_int, GPIOD, GPIO_MODER_INPUT, GPIO_OTYPER_PUSH, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDRy_NO, 0x07);
 8001b0e:	2307      	movs	r3, #7
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	2300      	movs	r3, #0
 8001b14:	9301      	str	r3, [sp, #4]
 8001b16:	2301      	movs	r3, #1
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4909      	ldr	r1, [pc, #36]	@ (8001b44 <main+0x64c>)
 8001b20:	481d      	ldr	r0, [pc, #116]	@ (8001b98 <main+0x6a0>)
 8001b22:	f7ff f947 	bl	8000db4 <GPIO_init>
	//NVIC_DisableIRQ(EXTI9_5_IRQn); //easier than changing the function GPIO_init_interrupt
	SYSCFG->EXTICR[1] &= ~SYSCFG_EXTICR1_EXTI3_PD;
 8001b26:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <main+0x6a4>)
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b9c <main+0x6a4>)
 8001b2c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b30:	60d3      	str	r3, [r2, #12]
	SYSCFG->EXTICR[1] |= SYSCFG_EXTICR1_EXTI3_PD;
 8001b32:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <main+0x6a4>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <main+0x6a4>)
 8001b38:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8001b3c:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR &= ~EXTI_FTSR_TR7_Msk;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <main+0x6a8>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	e02f      	b.n	8001ba4 <main+0x6ac>
 8001b44:	40020c00 	.word	0x40020c00
 8001b48:	20000288 	.word	0x20000288
 8001b4c:	200002a0 	.word	0x200002a0
 8001b50:	40021800 	.word	0x40021800
 8001b54:	200002b8 	.word	0x200002b8
 8001b58:	200002d0 	.word	0x200002d0
 8001b5c:	40020400 	.word	0x40020400
 8001b60:	20000168 	.word	0x20000168
 8001b64:	20000180 	.word	0x20000180
 8001b68:	20000198 	.word	0x20000198
 8001b6c:	200001b0 	.word	0x200001b0
 8001b70:	200001c8 	.word	0x200001c8
 8001b74:	200001e0 	.word	0x200001e0
 8001b78:	200001f8 	.word	0x200001f8
 8001b7c:	20000210 	.word	0x20000210
 8001b80:	20000228 	.word	0x20000228
 8001b84:	20000240 	.word	0x20000240
 8001b88:	20000258 	.word	0x20000258
 8001b8c:	20000270 	.word	0x20000270
 8001b90:	200004e0 	.word	0x200004e0
 8001b94:	200004f8 	.word	0x200004f8
 8001b98:	20000150 	.word	0x20000150
 8001b9c:	40013800 	.word	0x40013800
 8001ba0:	40013c00 	.word	0x40013c00
 8001ba4:	4a95      	ldr	r2, [pc, #596]	@ (8001dfc <main+0x904>)
 8001ba6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001baa:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR |= EXTI_FTSR_TR7;
 8001bac:	4b93      	ldr	r3, [pc, #588]	@ (8001dfc <main+0x904>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	4a92      	ldr	r2, [pc, #584]	@ (8001dfc <main+0x904>)
 8001bb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb6:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~EXTI_RTSR_TR7_Msk;
 8001bb8:	4b90      	ldr	r3, [pc, #576]	@ (8001dfc <main+0x904>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	4a8f      	ldr	r2, [pc, #572]	@ (8001dfc <main+0x904>)
 8001bbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001bc2:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR7;
 8001bc4:	4b8d      	ldr	r3, [pc, #564]	@ (8001dfc <main+0x904>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	4a8c      	ldr	r2, [pc, #560]	@ (8001dfc <main+0x904>)
 8001bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bce:	6093      	str	r3, [r2, #8]
	EXTI->IMR &= ~EXTI_IMR_IM7;
 8001bd0:	4b8a      	ldr	r3, [pc, #552]	@ (8001dfc <main+0x904>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a89      	ldr	r2, [pc, #548]	@ (8001dfc <main+0x904>)
 8001bd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001bda:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= EXTI_IMR_IM7;
 8001bdc:	4b87      	ldr	r3, [pc, #540]	@ (8001dfc <main+0x904>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a86      	ldr	r2, [pc, #536]	@ (8001dfc <main+0x904>)
 8001be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001be6:	6013      	str	r3, [r2, #0]

	//here is channel for loRa PD7
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001be8:	2017      	movs	r0, #23
 8001bea:	f7ff fc19 	bl	8001420 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,9);
 8001bee:	2109      	movs	r1, #9
 8001bf0:	2017      	movs	r0, #23
 8001bf2:	f7ff fc57 	bl	80014a4 <__NVIC_SetPriority>
	//re-enable to turn on LoRa RX interrupt!

	SX1272_init(&lora,"GSE_LORA", LORA_PORT, LORA_CS, SX1272_BW500, SX1272_SF9, SX1272_CR5);
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	9302      	str	r3, [sp, #8]
 8001bfa:	2309      	movs	r3, #9
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	2302      	movs	r3, #2
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c06:	4a7e      	ldr	r2, [pc, #504]	@ (8001e00 <main+0x908>)
 8001c08:	497e      	ldr	r1, [pc, #504]	@ (8001e04 <main+0x90c>)
 8001c0a:	487f      	ldr	r0, [pc, #508]	@ (8001e08 <main+0x910>)
 8001c0c:	f7ff f968 	bl	8000ee0 <SX1272_init>
	SX1272_startReceive(&lora);
 8001c10:	487d      	ldr	r0, [pc, #500]	@ (8001e08 <main+0x910>)
 8001c12:	f7ff fb2a 	bl	800126a <SX1272_startReceive>
	SX1272_clearIRQ(&lora, SX1272_LORA_IRQ_RXDONE);
 8001c16:	2140      	movs	r1, #64	@ 0x40
 8001c18:	487b      	ldr	r0, [pc, #492]	@ (8001e08 <main+0x910>)
 8001c1a:	f7ff fb86 	bl	800132a <SX1272_clearIRQ>

	//Ensure SMD LEDs are turned OFF on bootup
	LED_1.port -> ODR &= ~LED_1_PWR;
 8001c1e:	4b7b      	ldr	r3, [pc, #492]	@ (8001e0c <main+0x914>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	695a      	ldr	r2, [r3, #20]
 8001c24:	4b79      	ldr	r3, [pc, #484]	@ (8001e0c <main+0x914>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c2c:	615a      	str	r2, [r3, #20]
	LED_2.port -> ODR &= ~LED_2_PWR;
 8001c2e:	4b78      	ldr	r3, [pc, #480]	@ (8001e10 <main+0x918>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	695a      	ldr	r2, [r3, #20]
 8001c34:	4b76      	ldr	r3, [pc, #472]	@ (8001e10 <main+0x918>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c3c:	615a      	str	r2, [r3, #20]
	LED_3.port -> ODR &= ~LED_3_PWR;
 8001c3e:	4b75      	ldr	r3, [pc, #468]	@ (8001e14 <main+0x91c>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	695a      	ldr	r2, [r3, #20]
 8001c44:	4b73      	ldr	r3, [pc, #460]	@ (8001e14 <main+0x91c>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c4c:	615a      	str	r2, [r3, #20]
	LED_4.port -> ODR &= ~LED_4_PWR;
 8001c4e:	4b72      	ldr	r3, [pc, #456]	@ (8001e18 <main+0x920>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	695a      	ldr	r2, [r3, #20]
 8001c54:	4b70      	ldr	r3, [pc, #448]	@ (8001e18 <main+0x920>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c5c:	615a      	str	r2, [r3, #20]
	LED_5.port -> ODR &= ~LED_5_PWR;
 8001c5e:	4b6f      	ldr	r3, [pc, #444]	@ (8001e1c <main+0x924>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	695a      	ldr	r2, [r3, #20]
 8001c64:	4b6d      	ldr	r3, [pc, #436]	@ (8001e1c <main+0x924>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c6c:	615a      	str	r2, [r3, #20]
	LED_6.port -> ODR &= ~LED_6_PWR;
 8001c6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001e20 <main+0x928>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	695a      	ldr	r2, [r3, #20]
 8001c74:	4b6a      	ldr	r3, [pc, #424]	@ (8001e20 <main+0x928>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c7c:	615a      	str	r2, [r3, #20]

	CH1_ARM.port->ODR &= ~(CH1_Arm);
 8001c7e:	4b69      	ldr	r3, [pc, #420]	@ (8001e24 <main+0x92c>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	695a      	ldr	r2, [r3, #20]
 8001c84:	4b67      	ldr	r3, [pc, #412]	@ (8001e24 <main+0x92c>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c8c:	615a      	str	r2, [r3, #20]
	CH1_OP.port->ODR &= ~(CH1_Operate);
 8001c8e:	4b66      	ldr	r3, [pc, #408]	@ (8001e28 <main+0x930>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	695a      	ldr	r2, [r3, #20]
 8001c94:	4b64      	ldr	r3, [pc, #400]	@ (8001e28 <main+0x930>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c9c:	615a      	str	r2, [r3, #20]


	CH2_ARM.port->ODR &= ~(CH2_Arm);
 8001c9e:	4b63      	ldr	r3, [pc, #396]	@ (8001e2c <main+0x934>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	695a      	ldr	r2, [r3, #20]
 8001ca4:	4b61      	ldr	r3, [pc, #388]	@ (8001e2c <main+0x934>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001cac:	615a      	str	r2, [r3, #20]
	CH2_OP.port->ODR &= ~(CH2_Operate);
 8001cae:	4b60      	ldr	r3, [pc, #384]	@ (8001e30 <main+0x938>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	695a      	ldr	r2, [r3, #20]
 8001cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8001e30 <main+0x938>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cbc:	615a      	str	r2, [r3, #20]

	CH3_ARM.port->ODR &= ~(CH3_Arm);
 8001cbe:	4b5d      	ldr	r3, [pc, #372]	@ (8001e34 <main+0x93c>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	695a      	ldr	r2, [r3, #20]
 8001cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8001e34 <main+0x93c>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ccc:	615a      	str	r2, [r3, #20]
	CH3_OP.port->ODR &= ~(CH3_Operate);
 8001cce:	4b5a      	ldr	r3, [pc, #360]	@ (8001e38 <main+0x940>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	695a      	ldr	r2, [r3, #20]
 8001cd4:	4b58      	ldr	r3, [pc, #352]	@ (8001e38 <main+0x940>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cdc:	615a      	str	r2, [r3, #20]

	CH4_ARM.port->ODR &= ~(CH4_Arm);
 8001cde:	4b57      	ldr	r3, [pc, #348]	@ (8001e3c <main+0x944>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	4b55      	ldr	r3, [pc, #340]	@ (8001e3c <main+0x944>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cec:	615a      	str	r2, [r3, #20]
	CH4_OP.port->ODR &= ~(CH4_Operate);
 8001cee:	4b54      	ldr	r3, [pc, #336]	@ (8001e40 <main+0x948>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	4b52      	ldr	r3, [pc, #328]	@ (8001e40 <main+0x948>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001cfc:	615a      	str	r2, [r3, #20]

	state = 0x00;
 8001cfe:	4b51      	ldr	r3, [pc, #324]	@ (8001e44 <main+0x94c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
	}
	*/



	switch_case_state = 0x0;
 8001d04:	4b50      	ldr	r3, [pc, #320]	@ (8001e48 <main+0x950>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
//Resetting Indentation from the start, cos I CBF changing the entire code - JC 0503025
while (1) {

	switch(switch_case_state){
 8001d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8001e48 <main+0x950>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b0f      	cmp	r3, #15
 8001d10:	dc26      	bgt.n	8001d60 <main+0x868>
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dbf9      	blt.n	8001d0a <main+0x812>
 8001d16:	2b0f      	cmp	r3, #15
 8001d18:	d8f7      	bhi.n	8001d0a <main+0x812>
 8001d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d20 <main+0x828>)
 8001d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d20:	08001d69 	.word	0x08001d69
 8001d24:	080025b9 	.word	0x080025b9
 8001d28:	080026dd 	.word	0x080026dd
 8001d2c:	0800274b 	.word	0x0800274b
 8001d30:	08002773 	.word	0x08002773
 8001d34:	08001d0b 	.word	0x08001d0b
 8001d38:	08001d0b 	.word	0x08001d0b
 8001d3c:	08002bf5 	.word	0x08002bf5
 8001d40:	08002d9d 	.word	0x08002d9d
 8001d44:	08002f45 	.word	0x08002f45
 8001d48:	080030e1 	.word	0x080030e1
 8001d4c:	08001d0b 	.word	0x08001d0b
 8001d50:	08001d0b 	.word	0x08001d0b
 8001d54:	08001d0b 	.word	0x08001d0b
 8001d58:	08001d0b 	.word	0x08001d0b
 8001d5c:	0800295d 	.word	0x0800295d
 8001d60:	2b80      	cmp	r3, #128	@ 0x80
 8001d62:	f001 8251 	beq.w	8003208 <main+0x1d10>
 8001d66:	e7d0      	b.n	8001d0a <main+0x812>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001d68:	b662      	cpsie	i
}
 8001d6a:	bf00      	nop
	case 0:

		__enable_irq();


		LED_1.port -> ODR |= LED_1_PWR;
 8001d6c:	4b27      	ldr	r3, [pc, #156]	@ (8001e0c <main+0x914>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	695a      	ldr	r2, [r3, #20]
 8001d72:	4b26      	ldr	r3, [pc, #152]	@ (8001e0c <main+0x914>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001d7a:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 8001d7c:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <main+0x918>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	695a      	ldr	r2, [r3, #20]
 8001d82:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <main+0x918>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d8a:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8001d8c:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <main+0x91c>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	695a      	ldr	r2, [r3, #20]
 8001d92:	4b20      	ldr	r3, [pc, #128]	@ (8001e14 <main+0x91c>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001d9a:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8001d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e18 <main+0x920>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	695a      	ldr	r2, [r3, #20]
 8001da2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e18 <main+0x920>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001daa:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8001dac:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <main+0x924>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <main+0x924>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dba:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8001dbc:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <main+0x928>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	695a      	ldr	r2, [r3, #20]
 8001dc2:	4b17      	ldr	r3, [pc, #92]	@ (8001e20 <main+0x928>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dca:	615a      	str	r2, [r3, #20]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8001dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e4c <main+0x954>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <main+0x8e2>
 8001dd4:	f001 fcf0 	bl	80037b8 <RX_Receive>
 8001dd8:	e000      	b.n	8001ddc <main+0x8e4>
 8001dda:	bf00      	nop

//Extract Thermocouple Temp
		//To Do - Issues with Thermocouples ATM with accurate readings

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8001ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8001e4c <main+0x954>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d002      	beq.n	8001dea <main+0x8f2>
 8001de4:	f001 fce8 	bl	80037b8 <RX_Receive>
 8001de8:	e000      	b.n	8001dec <main+0x8f4>
 8001dea:	bf00      	nop
		}

		*/

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8001dec:	4b17      	ldr	r3, [pc, #92]	@ (8001e4c <main+0x954>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d02d      	beq.n	8001e50 <main+0x958>
 8001df4:	f001 fce0 	bl	80037b8 <RX_Receive>
 8001df8:	e02b      	b.n	8001e52 <main+0x95a>
 8001dfa:	bf00      	nop
 8001dfc:	40013c00 	.word	0x40013c00
 8001e00:	40020c00 	.word	0x40020c00
 8001e04:	0800627c 	.word	0x0800627c
 8001e08:	200000f0 	.word	0x200000f0
 8001e0c:	20000378 	.word	0x20000378
 8001e10:	20000390 	.word	0x20000390
 8001e14:	200003a8 	.word	0x200003a8
 8001e18:	200003c0 	.word	0x200003c0
 8001e1c:	200003d8 	.word	0x200003d8
 8001e20:	200003f0 	.word	0x200003f0
 8001e24:	20000180 	.word	0x20000180
 8001e28:	20000168 	.word	0x20000168
 8001e2c:	200001c8 	.word	0x200001c8
 8001e30:	200001b0 	.word	0x200001b0
 8001e34:	20000210 	.word	0x20000210
 8001e38:	200001f8 	.word	0x200001f8
 8001e3c:	20000258 	.word	0x20000258
 8001e40:	20000240 	.word	0x20000240
 8001e44:	200000c1 	.word	0x200000c1
 8001e48:	200000c0 	.word	0x200000c0
 8001e4c:	200000ca 	.word	0x200000ca
 8001e50:	bf00      	nop
//Get Pressure Readings from Transducers

		//Done with Matt's SPI lib - JC 30/04/2025


		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001e52:	4bab      	ldr	r3, [pc, #684]	@ (8002100 <main+0xc08>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	695a      	ldr	r2, [r3, #20]
 8001e58:	4ba9      	ldr	r3, [pc, #676]	@ (8002100 <main+0xc08>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e60:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_1.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH1);
 8001e62:	4ba8      	ldr	r3, [pc, #672]	@ (8002104 <main+0xc0c>)
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	2200      	movs	r2, #0
 8001e68:	4611      	mov	r1, r2
 8001e6a:	48a6      	ldr	r0, [pc, #664]	@ (8002104 <main+0xc0c>)
 8001e6c:	4798      	blx	r3
 8001e6e:	4603      	mov	r3, r0
 8001e70:	461a      	mov	r2, r3
 8001e72:	4ba5      	ldr	r3, [pc, #660]	@ (8002108 <main+0xc10>)
 8001e74:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001e76:	4ba2      	ldr	r3, [pc, #648]	@ (8002100 <main+0xc08>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	695a      	ldr	r2, [r3, #20]
 8001e7c:	4ba0      	ldr	r3, [pc, #640]	@ (8002100 <main+0xc08>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e84:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001e86:	4b9e      	ldr	r3, [pc, #632]	@ (8002100 <main+0xc08>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	695a      	ldr	r2, [r3, #20]
 8001e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8002100 <main+0xc08>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e94:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_1.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH1);
 8001e96:	4b9b      	ldr	r3, [pc, #620]	@ (8002104 <main+0xc0c>)
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4899      	ldr	r0, [pc, #612]	@ (8002104 <main+0xc0c>)
 8001ea0:	4798      	blx	r3
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b98      	ldr	r3, [pc, #608]	@ (8002108 <main+0xc10>)
 8001ea8:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001eaa:	4b95      	ldr	r3, [pc, #596]	@ (8002100 <main+0xc08>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	695a      	ldr	r2, [r3, #20]
 8001eb0:	4b93      	ldr	r3, [pc, #588]	@ (8002100 <main+0xc08>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001eb8:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001eba:	4b91      	ldr	r3, [pc, #580]	@ (8002100 <main+0xc08>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	695a      	ldr	r2, [r3, #20]
 8001ec0:	4b8f      	ldr	r3, [pc, #572]	@ (8002100 <main+0xc08>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ec8:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_2.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH2);
 8001eca:	4b8e      	ldr	r3, [pc, #568]	@ (8002104 <main+0xc0c>)
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	488b      	ldr	r0, [pc, #556]	@ (8002104 <main+0xc0c>)
 8001ed6:	4798      	blx	r3
 8001ed8:	4603      	mov	r3, r0
 8001eda:	461a      	mov	r2, r3
 8001edc:	4b8b      	ldr	r3, [pc, #556]	@ (800210c <main+0xc14>)
 8001ede:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001ee0:	4b87      	ldr	r3, [pc, #540]	@ (8002100 <main+0xc08>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	695a      	ldr	r2, [r3, #20]
 8001ee6:	4b86      	ldr	r3, [pc, #536]	@ (8002100 <main+0xc08>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001eee:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001ef0:	4b83      	ldr	r3, [pc, #524]	@ (8002100 <main+0xc08>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	695a      	ldr	r2, [r3, #20]
 8001ef6:	4b82      	ldr	r3, [pc, #520]	@ (8002100 <main+0xc08>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001efe:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_2.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH2);
 8001f00:	4b80      	ldr	r3, [pc, #512]	@ (8002104 <main+0xc0c>)
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f08:	4611      	mov	r1, r2
 8001f0a:	487e      	ldr	r0, [pc, #504]	@ (8002104 <main+0xc0c>)
 8001f0c:	4798      	blx	r3
 8001f0e:	4603      	mov	r3, r0
 8001f10:	461a      	mov	r2, r3
 8001f12:	4b7e      	ldr	r3, [pc, #504]	@ (800210c <main+0xc14>)
 8001f14:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001f16:	4b7a      	ldr	r3, [pc, #488]	@ (8002100 <main+0xc08>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	695a      	ldr	r2, [r3, #20]
 8001f1c:	4b78      	ldr	r3, [pc, #480]	@ (8002100 <main+0xc08>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f24:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001f26:	4b76      	ldr	r3, [pc, #472]	@ (8002100 <main+0xc08>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	695a      	ldr	r2, [r3, #20]
 8001f2c:	4b74      	ldr	r3, [pc, #464]	@ (8002100 <main+0xc08>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f34:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_3.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH3);
 8001f36:	4b73      	ldr	r3, [pc, #460]	@ (8002104 <main+0xc0c>)
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f3e:	4611      	mov	r1, r2
 8001f40:	4870      	ldr	r0, [pc, #448]	@ (8002104 <main+0xc0c>)
 8001f42:	4798      	blx	r3
 8001f44:	4603      	mov	r3, r0
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b71      	ldr	r3, [pc, #452]	@ (8002110 <main+0xc18>)
 8001f4a:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8002100 <main+0xc08>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	695a      	ldr	r2, [r3, #20]
 8001f52:	4b6b      	ldr	r3, [pc, #428]	@ (8002100 <main+0xc08>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f5a:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001f5c:	4b68      	ldr	r3, [pc, #416]	@ (8002100 <main+0xc08>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	695a      	ldr	r2, [r3, #20]
 8001f62:	4b67      	ldr	r3, [pc, #412]	@ (8002100 <main+0xc08>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f6a:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_3.raw_data = ADDTIONAL_ADC.transmit(&ADDTIONAL_ADC, ADC_CH3);
 8001f6c:	4b65      	ldr	r3, [pc, #404]	@ (8002104 <main+0xc0c>)
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f74:	4611      	mov	r1, r2
 8001f76:	4863      	ldr	r0, [pc, #396]	@ (8002104 <main+0xc0c>)
 8001f78:	4798      	blx	r3
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b64      	ldr	r3, [pc, #400]	@ (8002110 <main+0xc18>)
 8001f80:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001f82:	4b5f      	ldr	r3, [pc, #380]	@ (8002100 <main+0xc08>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	695a      	ldr	r2, [r3, #20]
 8001f88:	4b5d      	ldr	r3, [pc, #372]	@ (8002100 <main+0xc08>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f90:	615a      	str	r2, [r3, #20]

		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001f92:	4b5b      	ldr	r3, [pc, #364]	@ (8002100 <main+0xc08>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	695a      	ldr	r2, [r3, #20]
 8001f98:	4b59      	ldr	r3, [pc, #356]	@ (8002100 <main+0xc08>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001fa0:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 8001fa2:	4b5c      	ldr	r3, [pc, #368]	@ (8002114 <main+0xc1c>)
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8001faa:	4611      	mov	r1, r2
 8001fac:	4859      	ldr	r0, [pc, #356]	@ (8002114 <main+0xc1c>)
 8001fae:	4798      	blx	r3
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4b58      	ldr	r3, [pc, #352]	@ (8002118 <main+0xc20>)
 8001fb6:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001fb8:	4b51      	ldr	r3, [pc, #324]	@ (8002100 <main+0xc08>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	695a      	ldr	r2, [r3, #20]
 8001fbe:	4b50      	ldr	r3, [pc, #320]	@ (8002100 <main+0xc08>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001fc6:	615a      	str	r2, [r3, #20]
		 ADDITIONAL_ADC_CS.port->ODR &= ~(ADDITIONALADC_CS);
 8001fc8:	4b4d      	ldr	r3, [pc, #308]	@ (8002100 <main+0xc08>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	695a      	ldr	r2, [r3, #20]
 8001fce:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <main+0xc08>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001fd6:	615a      	str	r2, [r3, #20]
		 TRANSDUCER_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 8001fd8:	4b4e      	ldr	r3, [pc, #312]	@ (8002114 <main+0xc1c>)
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	484c      	ldr	r0, [pc, #304]	@ (8002114 <main+0xc1c>)
 8001fe4:	4798      	blx	r3
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4b4b      	ldr	r3, [pc, #300]	@ (8002118 <main+0xc20>)
 8001fec:	805a      	strh	r2, [r3, #2]
		 ADDITIONAL_ADC_CS.port->ODR |= (ADDITIONALADC_CS);
 8001fee:	4b44      	ldr	r3, [pc, #272]	@ (8002100 <main+0xc08>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	695a      	ldr	r2, [r3, #20]
 8001ff4:	4b42      	ldr	r3, [pc, #264]	@ (8002100 <main+0xc08>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ffc:	615a      	str	r2, [r3, #20]

		//Translate 12bit value into relative voltage (given Vref is 5V)

		TRANSDUCER_1.read_value_voltage = ((float)(TRANSDUCER_1.raw_data)/ 4095) * 5 + 0.00394; //Offset as per dataset found
 8001ffe:	4b42      	ldr	r3, [pc, #264]	@ (8002108 <main+0xc10>)
 8002000:	885b      	ldrh	r3, [r3, #2]
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800200a:	eddf 6a44 	vldr	s13, [pc, #272]	@ 800211c <main+0xc24>
 800200e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002012:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002016:	ee67 7a87 	vmul.f32	s15, s15, s14
 800201a:	ee17 0a90 	vmov	r0, s15
 800201e:	f7fe fa4b 	bl	80004b8 <__aeabi_f2d>
 8002022:	a335      	add	r3, pc, #212	@ (adr r3, 80020f8 <main+0xc00>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f7fe f8e8 	bl	80001fc <__adddf3>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f7fe fa98 	bl	8000568 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	4a33      	ldr	r2, [pc, #204]	@ (8002108 <main+0xc10>)
 800203c:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_1.read_value_voltage = TRANSDUCER_1.read_value_voltage *2; //Multiplied by 2 cos, idk, first time through correct sample is taken, every sample after that is half what it should be - find the problem? No, find a workaround? absolutely
		TRANSDUCER_2.read_value_voltage = ((float)(TRANSDUCER_2.raw_data)/ 4095) * 5 + 0.00394;
 800203e:	4b33      	ldr	r3, [pc, #204]	@ (800210c <main+0xc14>)
 8002040:	885b      	ldrh	r3, [r3, #2]
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800204a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800211c <main+0xc24>
 800204e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002052:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800205a:	ee17 0a90 	vmov	r0, s15
 800205e:	f7fe fa2b 	bl	80004b8 <__aeabi_f2d>
 8002062:	a325      	add	r3, pc, #148	@ (adr r3, 80020f8 <main+0xc00>)
 8002064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002068:	f7fe f8c8 	bl	80001fc <__adddf3>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4610      	mov	r0, r2
 8002072:	4619      	mov	r1, r3
 8002074:	f7fe fa78 	bl	8000568 <__aeabi_d2f>
 8002078:	4603      	mov	r3, r0
 800207a:	4a24      	ldr	r2, [pc, #144]	@ (800210c <main+0xc14>)
 800207c:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_2.read_value_voltage = TRANSDUCER_2.read_value_voltage *2;
		TRANSDUCER_3.read_value_voltage = ((float)(TRANSDUCER_3.raw_data)/ 4095) * 5 + 0.00394;
 800207e:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <main+0xc18>)
 8002080:	885b      	ldrh	r3, [r3, #2]
 8002082:	ee07 3a90 	vmov	s15, r3
 8002086:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800208a:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800211c <main+0xc24>
 800208e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002092:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002096:	ee67 7a87 	vmul.f32	s15, s15, s14
 800209a:	ee17 0a90 	vmov	r0, s15
 800209e:	f7fe fa0b 	bl	80004b8 <__aeabi_f2d>
 80020a2:	a315      	add	r3, pc, #84	@ (adr r3, 80020f8 <main+0xc00>)
 80020a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a8:	f7fe f8a8 	bl	80001fc <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	f7fe fa58 	bl	8000568 <__aeabi_d2f>
 80020b8:	4603      	mov	r3, r0
 80020ba:	4a15      	ldr	r2, [pc, #84]	@ (8002110 <main+0xc18>)
 80020bc:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_3.read_value_voltage = TRANSDUCER_3.read_value_voltage *2;
		TRANSDUCER_4.read_value_voltage = ((float)(TRANSDUCER_4.raw_data)/ 4095) * 5 + 0.00394;
 80020be:	4b16      	ldr	r3, [pc, #88]	@ (8002118 <main+0xc20>)
 80020c0:	885b      	ldrh	r3, [r3, #2]
 80020c2:	ee07 3a90 	vmov	s15, r3
 80020c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020ca:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800211c <main+0xc24>
 80020ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020d2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80020d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020da:	ee17 0a90 	vmov	r0, s15
 80020de:	f7fe f9eb 	bl	80004b8 <__aeabi_f2d>
 80020e2:	a305      	add	r3, pc, #20	@ (adr r3, 80020f8 <main+0xc00>)
 80020e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e8:	f7fe f888 	bl	80001fc <__adddf3>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	4610      	mov	r0, r2
 80020f2:	4619      	mov	r1, r3
 80020f4:	e014      	b.n	8002120 <main+0xc28>
 80020f6:	bf00      	nop
 80020f8:	b256ffc1 	.word	0xb256ffc1
 80020fc:	3f702363 	.word	0x3f702363
 8002100:	20000528 	.word	0x20000528
 8002104:	200005a0 	.word	0x200005a0
 8002108:	20000540 	.word	0x20000540
 800210c:	2000054c 	.word	0x2000054c
 8002110:	20000558 	.word	0x20000558
 8002114:	200005b8 	.word	0x200005b8
 8002118:	20000564 	.word	0x20000564
 800211c:	457ff000 	.word	0x457ff000
 8002120:	f7fe fa22 	bl	8000568 <__aeabi_d2f>
 8002124:	4603      	mov	r3, r0
 8002126:	4a1b      	ldr	r2, [pc, #108]	@ (8002194 <main+0xc9c>)
 8002128:	6053      	str	r3, [r2, #4]
		//TRANSDUCER_4.read_value_voltage = TRANSDUCER_4.read_value_voltage *2;

		TRANSDUCER_1.read_value_bar = TRANSDUCER_1.read_value_voltage * 60; //(voltage_read / 5) * 300 (bar) = pressure, 300/5 is 60, therefore (voltage_read) * 60 = pressure (for a 0-300bar range)
 800212a:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <main+0xca0>)
 800212c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002130:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800219c <main+0xca4>
 8002134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002138:	4b17      	ldr	r3, [pc, #92]	@ (8002198 <main+0xca0>)
 800213a:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_2.read_value_bar = TRANSDUCER_2.read_value_voltage * 60;
 800213e:	4b18      	ldr	r3, [pc, #96]	@ (80021a0 <main+0xca8>)
 8002140:	edd3 7a01 	vldr	s15, [r3, #4]
 8002144:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800219c <main+0xca4>
 8002148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214c:	4b14      	ldr	r3, [pc, #80]	@ (80021a0 <main+0xca8>)
 800214e:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_3.read_value_bar = TRANSDUCER_3.read_value_voltage * 60;
 8002152:	4b14      	ldr	r3, [pc, #80]	@ (80021a4 <main+0xcac>)
 8002154:	edd3 7a01 	vldr	s15, [r3, #4]
 8002158:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800219c <main+0xca4>
 800215c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002160:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <main+0xcac>)
 8002162:	edc3 7a02 	vstr	s15, [r3, #8]
		TRANSDUCER_4.read_value_bar = TRANSDUCER_4.read_value_voltage * 60;
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <main+0xc9c>)
 8002168:	edd3 7a01 	vldr	s15, [r3, #4]
 800216c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800219c <main+0xca4>
 8002170:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <main+0xc9c>)
 8002176:	edc3 7a02 	vstr	s15, [r3, #8]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{}
 800217a:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <main+0xcb0>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <main+0xc8e>
 8002182:	f001 fb19 	bl	80037b8 <RX_Receive>
		}
		*/


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002186:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <main+0xcb0>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00e      	beq.n	80021ac <main+0xcb4>
 800218e:	f001 fb13 	bl	80037b8 <RX_Receive>
 8002192:	e00c      	b.n	80021ae <main+0xcb6>
 8002194:	20000564 	.word	0x20000564
 8002198:	20000540 	.word	0x20000540
 800219c:	42700000 	.word	0x42700000
 80021a0:	2000054c 	.word	0x2000054c
 80021a4:	20000558 	.word	0x20000558
 80021a8:	200000ca 	.word	0x200000ca
 80021ac:	bf00      	nop

//Get Loadcell Readings

		//Done with Matt's SPI lib - JC 30/04/2025

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80021ae:	4ba4      	ldr	r3, [pc, #656]	@ (8002440 <main+0xf48>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	695a      	ldr	r2, [r3, #20]
 80021b4:	4ba2      	ldr	r3, [pc, #648]	@ (8002440 <main+0xf48>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f022 0204 	bic.w	r2, r2, #4
 80021bc:	615a      	str	r2, [r3, #20]
		 LOADCELL_1.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH1);
 80021be:	4ba1      	ldr	r3, [pc, #644]	@ (8002444 <main+0xf4c>)
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2200      	movs	r2, #0
 80021c4:	4611      	mov	r1, r2
 80021c6:	489f      	ldr	r0, [pc, #636]	@ (8002444 <main+0xf4c>)
 80021c8:	4798      	blx	r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b9e      	ldr	r3, [pc, #632]	@ (8002448 <main+0xf50>)
 80021d0:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80021d2:	4b9b      	ldr	r3, [pc, #620]	@ (8002440 <main+0xf48>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	695a      	ldr	r2, [r3, #20]
 80021d8:	4b99      	ldr	r3, [pc, #612]	@ (8002440 <main+0xf48>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f042 0204 	orr.w	r2, r2, #4
 80021e0:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80021e2:	4b97      	ldr	r3, [pc, #604]	@ (8002440 <main+0xf48>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	695a      	ldr	r2, [r3, #20]
 80021e8:	4b95      	ldr	r3, [pc, #596]	@ (8002440 <main+0xf48>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f022 0204 	bic.w	r2, r2, #4
 80021f0:	615a      	str	r2, [r3, #20]
		 LOADCELL_1.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH1);
 80021f2:	4b94      	ldr	r3, [pc, #592]	@ (8002444 <main+0xf4c>)
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2200      	movs	r2, #0
 80021f8:	4611      	mov	r1, r2
 80021fa:	4892      	ldr	r0, [pc, #584]	@ (8002444 <main+0xf4c>)
 80021fc:	4798      	blx	r3
 80021fe:	4603      	mov	r3, r0
 8002200:	461a      	mov	r2, r3
 8002202:	4b91      	ldr	r3, [pc, #580]	@ (8002448 <main+0xf50>)
 8002204:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002206:	4b8e      	ldr	r3, [pc, #568]	@ (8002440 <main+0xf48>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	695a      	ldr	r2, [r3, #20]
 800220c:	4b8c      	ldr	r3, [pc, #560]	@ (8002440 <main+0xf48>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f042 0204 	orr.w	r2, r2, #4
 8002214:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002216:	4b8a      	ldr	r3, [pc, #552]	@ (8002440 <main+0xf48>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	695a      	ldr	r2, [r3, #20]
 800221c:	4b88      	ldr	r3, [pc, #544]	@ (8002440 <main+0xf48>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f022 0204 	bic.w	r2, r2, #4
 8002224:	615a      	str	r2, [r3, #20]
		 LOADCELL_2.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH2);
 8002226:	4b87      	ldr	r3, [pc, #540]	@ (8002444 <main+0xf4c>)
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800222e:	4611      	mov	r1, r2
 8002230:	4884      	ldr	r0, [pc, #528]	@ (8002444 <main+0xf4c>)
 8002232:	4798      	blx	r3
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	4b84      	ldr	r3, [pc, #528]	@ (800244c <main+0xf54>)
 800223a:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 800223c:	4b80      	ldr	r3, [pc, #512]	@ (8002440 <main+0xf48>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	695a      	ldr	r2, [r3, #20]
 8002242:	4b7f      	ldr	r3, [pc, #508]	@ (8002440 <main+0xf48>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f042 0204 	orr.w	r2, r2, #4
 800224a:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 800224c:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <main+0xf48>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	695a      	ldr	r2, [r3, #20]
 8002252:	4b7b      	ldr	r3, [pc, #492]	@ (8002440 <main+0xf48>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f022 0204 	bic.w	r2, r2, #4
 800225a:	615a      	str	r2, [r3, #20]
		 LOADCELL_2.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH2);
 800225c:	4b79      	ldr	r3, [pc, #484]	@ (8002444 <main+0xf4c>)
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002264:	4611      	mov	r1, r2
 8002266:	4877      	ldr	r0, [pc, #476]	@ (8002444 <main+0xf4c>)
 8002268:	4798      	blx	r3
 800226a:	4603      	mov	r3, r0
 800226c:	461a      	mov	r2, r3
 800226e:	4b77      	ldr	r3, [pc, #476]	@ (800244c <main+0xf54>)
 8002270:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002272:	4b73      	ldr	r3, [pc, #460]	@ (8002440 <main+0xf48>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	4b71      	ldr	r3, [pc, #452]	@ (8002440 <main+0xf48>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f042 0204 	orr.w	r2, r2, #4
 8002280:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002282:	4b6f      	ldr	r3, [pc, #444]	@ (8002440 <main+0xf48>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	695a      	ldr	r2, [r3, #20]
 8002288:	4b6d      	ldr	r3, [pc, #436]	@ (8002440 <main+0xf48>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f022 0204 	bic.w	r2, r2, #4
 8002290:	615a      	str	r2, [r3, #20]
		 LOADCELL_3.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH3);
 8002292:	4b6c      	ldr	r3, [pc, #432]	@ (8002444 <main+0xf4c>)
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800229a:	4611      	mov	r1, r2
 800229c:	4869      	ldr	r0, [pc, #420]	@ (8002444 <main+0xf4c>)
 800229e:	4798      	blx	r3
 80022a0:	4603      	mov	r3, r0
 80022a2:	461a      	mov	r2, r3
 80022a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002450 <main+0xf58>)
 80022a6:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80022a8:	4b65      	ldr	r3, [pc, #404]	@ (8002440 <main+0xf48>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	695a      	ldr	r2, [r3, #20]
 80022ae:	4b64      	ldr	r3, [pc, #400]	@ (8002440 <main+0xf48>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f042 0204 	orr.w	r2, r2, #4
 80022b6:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80022b8:	4b61      	ldr	r3, [pc, #388]	@ (8002440 <main+0xf48>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	695a      	ldr	r2, [r3, #20]
 80022be:	4b60      	ldr	r3, [pc, #384]	@ (8002440 <main+0xf48>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f022 0204 	bic.w	r2, r2, #4
 80022c6:	615a      	str	r2, [r3, #20]
		 LOADCELL_3.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH3);
 80022c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <main+0xf4c>)
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022d0:	4611      	mov	r1, r2
 80022d2:	485c      	ldr	r0, [pc, #368]	@ (8002444 <main+0xf4c>)
 80022d4:	4798      	blx	r3
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	4b5d      	ldr	r3, [pc, #372]	@ (8002450 <main+0xf58>)
 80022dc:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 80022de:	4b58      	ldr	r3, [pc, #352]	@ (8002440 <main+0xf48>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	695a      	ldr	r2, [r3, #20]
 80022e4:	4b56      	ldr	r3, [pc, #344]	@ (8002440 <main+0xf48>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f042 0204 	orr.w	r2, r2, #4
 80022ec:	615a      	str	r2, [r3, #20]

		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 80022ee:	4b54      	ldr	r3, [pc, #336]	@ (8002440 <main+0xf48>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	695a      	ldr	r2, [r3, #20]
 80022f4:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <main+0xf48>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f022 0204 	bic.w	r2, r2, #4
 80022fc:	615a      	str	r2, [r3, #20]
		 LOADCELL_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 80022fe:	4b51      	ldr	r3, [pc, #324]	@ (8002444 <main+0xf4c>)
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002306:	4611      	mov	r1, r2
 8002308:	484e      	ldr	r0, [pc, #312]	@ (8002444 <main+0xf4c>)
 800230a:	4798      	blx	r3
 800230c:	4603      	mov	r3, r0
 800230e:	461a      	mov	r2, r3
 8002310:	4b50      	ldr	r3, [pc, #320]	@ (8002454 <main+0xf5c>)
 8002312:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 8002314:	4b4a      	ldr	r3, [pc, #296]	@ (8002440 <main+0xf48>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	695a      	ldr	r2, [r3, #20]
 800231a:	4b49      	ldr	r3, [pc, #292]	@ (8002440 <main+0xf48>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f042 0204 	orr.w	r2, r2, #4
 8002322:	615a      	str	r2, [r3, #20]
		 LOADCELL_CS.port->ODR &= ~(LOADCELLADC_CS);
 8002324:	4b46      	ldr	r3, [pc, #280]	@ (8002440 <main+0xf48>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	695a      	ldr	r2, [r3, #20]
 800232a:	4b45      	ldr	r3, [pc, #276]	@ (8002440 <main+0xf48>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f022 0204 	bic.w	r2, r2, #4
 8002332:	615a      	str	r2, [r3, #20]
		 LOADCELL_4.raw_data = LOADCELL_ADC.transmit(&LOADCELL_ADC, ADC_CH4);
 8002334:	4b43      	ldr	r3, [pc, #268]	@ (8002444 <main+0xf4c>)
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800233c:	4611      	mov	r1, r2
 800233e:	4841      	ldr	r0, [pc, #260]	@ (8002444 <main+0xf4c>)
 8002340:	4798      	blx	r3
 8002342:	4603      	mov	r3, r0
 8002344:	461a      	mov	r2, r3
 8002346:	4b43      	ldr	r3, [pc, #268]	@ (8002454 <main+0xf5c>)
 8002348:	805a      	strh	r2, [r3, #2]
		 LOADCELL_CS.port->ODR |= (LOADCELLADC_CS);
 800234a:	4b3d      	ldr	r3, [pc, #244]	@ (8002440 <main+0xf48>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	695a      	ldr	r2, [r3, #20]
 8002350:	4b3b      	ldr	r3, [pc, #236]	@ (8002440 <main+0xf48>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f042 0204 	orr.w	r2, r2, #4
 8002358:	615a      	str	r2, [r3, #20]


		//Translate 12bit value into relative voltage (given Vref is 5V)

		LOADCELL_1.read_value_voltage = ((float)(LOADCELL_1.raw_data)/ 4095) * 5;
 800235a:	4b3b      	ldr	r3, [pc, #236]	@ (8002448 <main+0xf50>)
 800235c:	885b      	ldrh	r3, [r3, #2]
 800235e:	ee07 3a90 	vmov	s15, r3
 8002362:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002366:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8002458 <main+0xf60>
 800236a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800236e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002372:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002376:	4b34      	ldr	r3, [pc, #208]	@ (8002448 <main+0xf50>)
 8002378:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_2.read_value_voltage = ((float)(LOADCELL_2.raw_data)/ 4095) * 5;
 800237c:	4b33      	ldr	r3, [pc, #204]	@ (800244c <main+0xf54>)
 800237e:	885b      	ldrh	r3, [r3, #2]
 8002380:	ee07 3a90 	vmov	s15, r3
 8002384:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002388:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8002458 <main+0xf60>
 800238c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002390:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002398:	4b2c      	ldr	r3, [pc, #176]	@ (800244c <main+0xf54>)
 800239a:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_3.read_value_voltage = ((float)(LOADCELL_3.raw_data)/ 4095) * 5;
 800239e:	4b2c      	ldr	r3, [pc, #176]	@ (8002450 <main+0xf58>)
 80023a0:	885b      	ldrh	r3, [r3, #2]
 80023a2:	ee07 3a90 	vmov	s15, r3
 80023a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023aa:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002458 <main+0xf60>
 80023ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023b2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80023b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ba:	4b25      	ldr	r3, [pc, #148]	@ (8002450 <main+0xf58>)
 80023bc:	edc3 7a01 	vstr	s15, [r3, #4]
		LOADCELL_4.read_value_voltage = ((float)(LOADCELL_4.raw_data)/ 4095) * 5;
 80023c0:	4b24      	ldr	r3, [pc, #144]	@ (8002454 <main+0xf5c>)
 80023c2:	885b      	ldrh	r3, [r3, #2]
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023cc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002458 <main+0xf60>
 80023d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023d4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80023d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002454 <main+0xf5c>)
 80023de:	edc3 7a01 	vstr	s15, [r3, #4]



		LOADCELL_1.read_value_weight = LOADCELL_1.read_value_voltage * 10; //(voltage_read / 5) * 50 (kg) = pressure, 50/5 is 10, therefore (voltage_read) * 10 = weight (for a 0-50kg range)
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <main+0xf50>)
 80023e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80023e8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80023ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f0:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <main+0xf50>)
 80023f2:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_2.read_value_weight = LOADCELL_2.read_value_voltage * 10;
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <main+0xf54>)
 80023f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80023fc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002400:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002404:	4b11      	ldr	r3, [pc, #68]	@ (800244c <main+0xf54>)
 8002406:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_3.read_value_weight = LOADCELL_3.read_value_voltage * 10;
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <main+0xf58>)
 800240c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002410:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002418:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <main+0xf58>)
 800241a:	edc3 7a02 	vstr	s15, [r3, #8]
		LOADCELL_4.read_value_weight = LOADCELL_4.read_value_voltage * 10;
 800241e:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <main+0xf5c>)
 8002420:	edd3 7a01 	vldr	s15, [r3, #4]
 8002424:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002428:	ee67 7a87 	vmul.f32	s15, s15, s14
 800242c:	4b09      	ldr	r3, [pc, #36]	@ (8002454 <main+0xf5c>)
 800242e:	edc3 7a02 	vstr	s15, [r3, #8]


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002432:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <main+0xf64>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d012      	beq.n	8002460 <main+0xf68>
 800243a:	f001 f9bd 	bl	80037b8 <RX_Receive>
 800243e:	e010      	b.n	8002462 <main+0xf6a>
 8002440:	20000510 	.word	0x20000510
 8002444:	200005b8 	.word	0x200005b8
 8002448:	20000570 	.word	0x20000570
 800244c:	2000057c 	.word	0x2000057c
 8002450:	20000588 	.word	0x20000588
 8002454:	20000594 	.word	0x20000594
 8002458:	457ff000 	.word	0x457ff000
 800245c:	200000ca 	.word	0x200000ca
 8002460:	bf00      	nop


		//Check Loadcell weights, if too low, trigger error flag
		//Error Flags specific to loadcell
		if(LOADCELL_1.read_value_weight <min_weight_error_mode){error |=(0x01<<7);}
 8002462:	4b8a      	ldr	r3, [pc, #552]	@ (800268c <main+0x1194>)
 8002464:	ed93 7a02 	vldr	s14, [r3, #8]
 8002468:	4b89      	ldr	r3, [pc, #548]	@ (8002690 <main+0x1198>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002474:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247c:	d507      	bpl.n	800248e <main+0xf96>
 800247e:	4b85      	ldr	r3, [pc, #532]	@ (8002694 <main+0x119c>)
 8002480:	881b      	ldrh	r3, [r3, #0]
 8002482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002486:	b29a      	uxth	r2, r3
 8002488:	4b82      	ldr	r3, [pc, #520]	@ (8002694 <main+0x119c>)
 800248a:	801a      	strh	r2, [r3, #0]
 800248c:	e040      	b.n	8002510 <main+0x1018>
		else if(LOADCELL_2.read_value_weight <min_weight_error_mode){error |=(0x01<<6);}
 800248e:	4b82      	ldr	r3, [pc, #520]	@ (8002698 <main+0x11a0>)
 8002490:	ed93 7a02 	vldr	s14, [r3, #8]
 8002494:	4b7e      	ldr	r3, [pc, #504]	@ (8002690 <main+0x1198>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	ee07 3a90 	vmov	s15, r3
 800249c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a8:	d507      	bpl.n	80024ba <main+0xfc2>
 80024aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002694 <main+0x119c>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b77      	ldr	r3, [pc, #476]	@ (8002694 <main+0x119c>)
 80024b6:	801a      	strh	r2, [r3, #0]
 80024b8:	e02a      	b.n	8002510 <main+0x1018>
		else if(LOADCELL_3.read_value_weight <min_weight_error_mode){error |=(0x01<<5);}
 80024ba:	4b78      	ldr	r3, [pc, #480]	@ (800269c <main+0x11a4>)
 80024bc:	ed93 7a02 	vldr	s14, [r3, #8]
 80024c0:	4b73      	ldr	r3, [pc, #460]	@ (8002690 <main+0x1198>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	ee07 3a90 	vmov	s15, r3
 80024c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d507      	bpl.n	80024e6 <main+0xfee>
 80024d6:	4b6f      	ldr	r3, [pc, #444]	@ (8002694 <main+0x119c>)
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	b29a      	uxth	r2, r3
 80024e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002694 <main+0x119c>)
 80024e2:	801a      	strh	r2, [r3, #0]
 80024e4:	e014      	b.n	8002510 <main+0x1018>
		else if(LOADCELL_4.read_value_weight <min_weight_error_mode){error |=(0x01<<4);}
 80024e6:	4b6e      	ldr	r3, [pc, #440]	@ (80026a0 <main+0x11a8>)
 80024e8:	ed93 7a02 	vldr	s14, [r3, #8]
 80024ec:	4b68      	ldr	r3, [pc, #416]	@ (8002690 <main+0x1198>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	ee07 3a90 	vmov	s15, r3
 80024f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	d506      	bpl.n	8002510 <main+0x1018>
 8002502:	4b64      	ldr	r3, [pc, #400]	@ (8002694 <main+0x119c>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	f043 0310 	orr.w	r3, r3, #16
 800250a:	b29a      	uxth	r2, r3
 800250c:	4b61      	ldr	r3, [pc, #388]	@ (8002694 <main+0x119c>)
 800250e:	801a      	strh	r2, [r3, #0]
		//Weights are A-OK, so carry on without doing anything
		else{}

//Extract surface mount temp sensor temp
		i2c_comms_result result = get_temp(&SMD_TEMP_SENSE);
 8002510:	f107 031c 	add.w	r3, r7, #28
 8002514:	4963      	ldr	r1, [pc, #396]	@ (80026a4 <main+0x11ac>)
 8002516:	4618      	mov	r0, r3
 8002518:	f001 fb60 	bl	8003bdc <get_temp>
		if (result.comms_ok){
 800251c:	7f3b      	ldrb	r3, [r7, #28]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d01b      	beq.n	800255a <main+0x1062>
			for (uint8_t i = 0; i <= result.return_length; i++) {
 8002522:	2300      	movs	r3, #0
 8002524:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002528:	e011      	b.n	800254e <main+0x1056>
				uint8_t * floatPtr = (uint8_t *) &SMD_TEMP_SENSE.temp;
 800252a:	4b5f      	ldr	r3, [pc, #380]	@ (80026a8 <main+0x11b0>)
 800252c:	63bb      	str	r3, [r7, #56]	@ 0x38
				floatPtr[i] = result.return_value[i];
 800252e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002532:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002536:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002538:	440b      	add	r3, r1
 800253a:	3240      	adds	r2, #64	@ 0x40
 800253c:	443a      	add	r2, r7
 800253e:	f812 2c22 	ldrb.w	r2, [r2, #-34]
 8002542:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i <= result.return_length; i++) {
 8002544:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002548:	3301      	adds	r3, #1
 800254a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800254e:	7f7b      	ldrb	r3, [r7, #29]
 8002550:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002554:	429a      	cmp	r2, r3
 8002556:	d9e8      	bls.n	800252a <main+0x1032>
 8002558:	e003      	b.n	8002562 <main+0x106a>
			}
		}
		else {
			SMD_TEMP_SENSE.temp = 0x00;
 800255a:	4b52      	ldr	r3, [pc, #328]	@ (80026a4 <main+0x11ac>)
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	605a      	str	r2, [r3, #4]
		}


		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002562:	4b52      	ldr	r3, [pc, #328]	@ (80026ac <main+0x11b4>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <main+0x1078>
 800256a:	f001 f925 	bl	80037b8 <RX_Receive>
 800256e:	e000      	b.n	8002572 <main+0x107a>
 8002570:	bf00      	nop

		//Check if we need to go directly to PURGE
		if(switch_case_state == 10)
 8002572:	4b4f      	ldr	r3, [pc, #316]	@ (80026b0 <main+0x11b8>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b0a      	cmp	r3, #10
 8002578:	d10d      	bne.n	8002596 <main+0x109e>
		{
		  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 800257a:	2208      	movs	r2, #8
 800257c:	2112      	movs	r1, #18
 800257e:	484d      	ldr	r0, [pc, #308]	@ (80026b4 <main+0x11bc>)
 8002580:	f7fe fee4 	bl	800134c <SX1272_writeRegister>
		  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 8002584:	2105      	movs	r1, #5
 8002586:	484b      	ldr	r0, [pc, #300]	@ (80026b4 <main+0x11bc>)
 8002588:	f7fe fdc0 	bl	800110c <_SX1272_setMode>
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 800258c:	2017      	movs	r0, #23
 800258e:	f7fe ff47 	bl	8001420 <__NVIC_EnableIRQ>
			break; //enter PURGE state
 8002592:	f000 bf07 	b.w	80033a4 <main+0x1eac>
		}
		else
		{
		  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 8002596:	2208      	movs	r2, #8
 8002598:	2112      	movs	r1, #18
 800259a:	4846      	ldr	r0, [pc, #280]	@ (80026b4 <main+0x11bc>)
 800259c:	f7fe fed6 	bl	800134c <SX1272_writeRegister>
		  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 80025a0:	2105      	movs	r1, #5
 80025a2:	4844      	ldr	r0, [pc, #272]	@ (80026b4 <main+0x11bc>)
 80025a4:	f7fe fdb2 	bl	800110c <_SX1272_setMode>
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025a8:	2017      	movs	r0, #23
 80025aa:	f7fe ff39 	bl	8001420 <__NVIC_EnableIRQ>
			switch_case_state = 1; //input selector state
 80025ae:	4b40      	ldr	r3, [pc, #256]	@ (80026b0 <main+0x11b8>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
			break;
 80025b4:	f000 bef6 	b.w	80033a4 <main+0x1eac>
//								Checks switch input and sets LED outputs

	case 1:

		//Set SMD LEDs as per current case/state
		LED_1.port->ODR &= ~LED_1_PWR;
 80025b8:	4b3f      	ldr	r3, [pc, #252]	@ (80026b8 <main+0x11c0>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	4b3e      	ldr	r3, [pc, #248]	@ (80026b8 <main+0x11c0>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80025c6:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 80025c8:	4b3c      	ldr	r3, [pc, #240]	@ (80026bc <main+0x11c4>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	695a      	ldr	r2, [r3, #20]
 80025ce:	4b3b      	ldr	r3, [pc, #236]	@ (80026bc <main+0x11c4>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025d6:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 80025d8:	4b39      	ldr	r3, [pc, #228]	@ (80026c0 <main+0x11c8>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	695a      	ldr	r2, [r3, #20]
 80025de:	4b38      	ldr	r3, [pc, #224]	@ (80026c0 <main+0x11c8>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025e6:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 80025e8:	4b36      	ldr	r3, [pc, #216]	@ (80026c4 <main+0x11cc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	4b35      	ldr	r3, [pc, #212]	@ (80026c4 <main+0x11cc>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025f6:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 80025f8:	4b33      	ldr	r3, [pc, #204]	@ (80026c8 <main+0x11d0>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	695a      	ldr	r2, [r3, #20]
 80025fe:	4b32      	ldr	r3, [pc, #200]	@ (80026c8 <main+0x11d0>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002606:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 8002608:	4b30      	ldr	r3, [pc, #192]	@ (80026cc <main+0x11d4>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	695a      	ldr	r2, [r3, #20]
 800260e:	4b2f      	ldr	r3, [pc, #188]	@ (80026cc <main+0x11d4>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002616:	615a      	str	r2, [r3, #20]

			//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 8002618:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <main+0x11b4>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <main+0x112e>
 8002620:	f001 f8ca 	bl	80037b8 <RX_Receive>
 8002624:	e000      	b.n	8002628 <main+0x1130>
 8002626:	bf00      	nop

			//check for either remote control (== 0) or local control (== 1)
		if((local_control_SW.port->IDR & LOCAL_CONTROL_SW) == 0)
 8002628:	4b29      	ldr	r3, [pc, #164]	@ (80026d0 <main+0x11d8>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d114      	bne.n	8002660 <main+0x1168>
		{
				//Change LED State
			led_remote.port->ODR |= LOCAL_CONTROL_SW;			//Set Remote CTRL LED
 8002636:	4b27      	ldr	r3, [pc, #156]	@ (80026d4 <main+0x11dc>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	695a      	ldr	r2, [r3, #20]
 800263c:	4b25      	ldr	r3, [pc, #148]	@ (80026d4 <main+0x11dc>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002644:	615a      	str	r2, [r3, #20]
			led_local.port->ODR &= ~(LOCAL_CONTROL_SW);			//Off Local CTRL LED
 8002646:	4b24      	ldr	r3, [pc, #144]	@ (80026d8 <main+0x11e0>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	695a      	ldr	r2, [r3, #20]
 800264c:	4b22      	ldr	r3, [pc, #136]	@ (80026d8 <main+0x11e0>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002654:	615a      	str	r2, [r3, #20]
			//Change switch case state
			switch_case_state = 3; //remote control
 8002656:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <main+0x11b8>)
 8002658:	2203      	movs	r2, #3
 800265a:	701a      	strb	r2, [r3, #0]
			break;
 800265c:	f000 bea2 	b.w	80033a4 <main+0x1eac>
		}
		else //Local Control (==1)
		{
			//Change LED State
			led_remote.port->ODR &= ~(LOCAL_CONTROL_SW);		//Off Remote CTRL LED
 8002660:	4b1c      	ldr	r3, [pc, #112]	@ (80026d4 <main+0x11dc>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	4b1b      	ldr	r3, [pc, #108]	@ (80026d4 <main+0x11dc>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800266e:	615a      	str	r2, [r3, #20]
			led_local.port->ODR |= LOCAL_CONTROL_SW;			//Set Local CTRL LED
 8002670:	4b19      	ldr	r3, [pc, #100]	@ (80026d8 <main+0x11e0>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	695a      	ldr	r2, [r3, #20]
 8002676:	4b18      	ldr	r3, [pc, #96]	@ (80026d8 <main+0x11e0>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800267e:	615a      	str	r2, [r3, #20]
			//Change switch case state
			switch_case_state = 2; //local control
 8002680:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <main+0x11b8>)
 8002682:	2202      	movs	r2, #2
 8002684:	701a      	strb	r2, [r3, #0]
			break;
 8002686:	f000 be8d 	b.w	80033a4 <main+0x1eac>
 800268a:	bf00      	nop
 800268c:	20000570 	.word	0x20000570
 8002690:	20000000 	.word	0x20000000
 8002694:	200000c4 	.word	0x200000c4
 8002698:	2000057c 	.word	0x2000057c
 800269c:	20000588 	.word	0x20000588
 80026a0:	20000594 	.word	0x20000594
 80026a4:	20000004 	.word	0x20000004
 80026a8:	20000008 	.word	0x20000008
 80026ac:	200000ca 	.word	0x200000ca
 80026b0:	200000c0 	.word	0x200000c0
 80026b4:	200000f0 	.word	0x200000f0
 80026b8:	20000378 	.word	0x20000378
 80026bc:	20000390 	.word	0x20000390
 80026c0:	200003a8 	.word	0x200003a8
 80026c4:	200003c0 	.word	0x200003c0
 80026c8:	200003d8 	.word	0x200003d8
 80026cc:	200003f0 	.word	0x200003f0
 80026d0:	20000420 	.word	0x20000420
 80026d4:	20000318 	.word	0x20000318
 80026d8:	20000300 	.word	0x20000300
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026dc:	b672      	cpsid	i
}
 80026de:	bf00      	nop

		__disable_irq();

		//Read in switch inputs to state_local var
		state_local =
		((DUM_SW.port->IDR & DUMP_SW) << 7) +
 80026e0:	4b89      	ldr	r3, [pc, #548]	@ (8002908 <main+0x1410>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	691b      	ldr	r3, [r3, #16]
		((N2O_SW.port->IDR & N2O_ISO_SW) << 6) +
 80026e6:	4b89      	ldr	r3, [pc, #548]	@ (800290c <main+0x1414>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	691b      	ldr	r3, [r3, #16]
		((O2_IS_SW.port->IDR & O2_ISO_SW) << 5) +
 80026ec:	4b88      	ldr	r3, [pc, #544]	@ (8002910 <main+0x1418>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	691b      	ldr	r3, [r3, #16]
		((IGNITION_IS_SW.port->IDR & IGNITION_SW) << 4) +
 80026f2:	4b88      	ldr	r3, [pc, #544]	@ (8002914 <main+0x141c>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	691b      	ldr	r3, [r3, #16]
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
		((IGNITE_DEAD_SW.port->IDR & IGNITE_DEADMAN_SW) << 1) +
		(activate_SW.port->IDR & ACTIVATE_SW);
 80026f8:	4b87      	ldr	r3, [pc, #540]	@ (8002918 <main+0x1420>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	691b      	ldr	r3, [r3, #16]
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
 80026fe:	4b87      	ldr	r3, [pc, #540]	@ (800291c <main+0x1424>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	b2db      	uxtb	r3, r3
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	b2da      	uxtb	r2, r3
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
 8002710:	4b83      	ldr	r3, [pc, #524]	@ (8002920 <main+0x1428>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	b2db      	uxtb	r3, r3
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	b2db      	uxtb	r3, r3
 800271c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002720:	b2db      	uxtb	r3, r3
		((N2O_DEAD_SW.port->IDR & N2O_DEADMAN_SW) << 3) +
 8002722:	4413      	add	r3, r2
 8002724:	b2da      	uxtb	r2, r3
		((IGNITE_DEAD_SW.port->IDR & IGNITE_DEADMAN_SW) << 1) +
 8002726:	4b7f      	ldr	r3, [pc, #508]	@ (8002924 <main+0x142c>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	b2db      	uxtb	r3, r3
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	b2db      	uxtb	r3, r3
		((O2_DEAD_SW.port->IDR & O2_DEADMAN_SW) << 2) + //to trigger -> high to
 8002738:	4413      	add	r3, r2
 800273a:	b2da      	uxtb	r2, r3
		state_local =
 800273c:	4b7a      	ldr	r3, [pc, #488]	@ (8002928 <main+0x1430>)
 800273e:	701a      	strb	r2, [r3, #0]

		//Move to local control output setting state
		switch_case_state = 0x0F;
 8002740:	4b7a      	ldr	r3, [pc, #488]	@ (800292c <main+0x1434>)
 8002742:	220f      	movs	r2, #15
 8002744:	701a      	strb	r2, [r3, #0]
		break;
 8002746:	f000 be2d 	b.w	80033a4 <main+0x1eac>
//*******************************REMOTE ACCESS - TIMER UPDATES*************************************************************
//								Enable Interrupts
	case 3:

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 800274a:	4b79      	ldr	r3, [pc, #484]	@ (8002930 <main+0x1438>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d002      	beq.n	8002758 <main+0x1260>
 8002752:	f001 f831 	bl	80037b8 <RX_Receive>
 8002756:	e000      	b.n	800275a <main+0x1262>
 8002758:	bf00      	nop

		//Enable interrupts for LoRa
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 800275a:	2017      	movs	r0, #23
 800275c:	f7fe fe60 	bl	8001420 <__NVIC_EnableIRQ>
		NVIC_SetPriority(EXTI9_5_IRQn,9);
 8002760:	2109      	movs	r1, #9
 8002762:	2017      	movs	r0, #23
 8002764:	f7fe fe9e 	bl	80014a4 <__NVIC_SetPriority>
		//NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
		//NVIC_SetPriority(TIM1_UP_TIM10_IRQn,10);

		//Move to remote access output setting state
		switch_case_state = 4;
 8002768:	4b70      	ldr	r3, [pc, #448]	@ (800292c <main+0x1434>)
 800276a:	2204      	movs	r2, #4
 800276c:	701a      	strb	r2, [r3, #0]
		 * B2: Ignition Selected
		 * B1: Gas Filled selected
		 * B0: System Activated
		 */

		break;
 800276e:	f000 be19 	b.w	80033a4 <main+0x1eac>
//**************************REMOTE ACCESS - OUTPUT ACTUATION*************************************************************
//							Actuates outputs depended on state flags within last received LoRa packet
	case 4:

		LED_1.port -> ODR &= ~LED_1_PWR;
 8002772:	4b70      	ldr	r3, [pc, #448]	@ (8002934 <main+0x143c>)
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	4b6e      	ldr	r3, [pc, #440]	@ (8002934 <main+0x143c>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002780:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002782:	4b6d      	ldr	r3, [pc, #436]	@ (8002938 <main+0x1440>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	695a      	ldr	r2, [r3, #20]
 8002788:	4b6b      	ldr	r3, [pc, #428]	@ (8002938 <main+0x1440>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002790:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8002792:	4b6a      	ldr	r3, [pc, #424]	@ (800293c <main+0x1444>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	695a      	ldr	r2, [r3, #20]
 8002798:	4b68      	ldr	r3, [pc, #416]	@ (800293c <main+0x1444>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80027a0:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 80027a2:	4b67      	ldr	r3, [pc, #412]	@ (8002940 <main+0x1448>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	695a      	ldr	r2, [r3, #20]
 80027a8:	4b65      	ldr	r3, [pc, #404]	@ (8002940 <main+0x1448>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027b0:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 80027b2:	4b64      	ldr	r3, [pc, #400]	@ (8002944 <main+0x144c>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	695a      	ldr	r2, [r3, #20]
 80027b8:	4b62      	ldr	r3, [pc, #392]	@ (8002944 <main+0x144c>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027c0:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 80027c2:	4b61      	ldr	r3, [pc, #388]	@ (8002948 <main+0x1450>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	695a      	ldr	r2, [r3, #20]
 80027c8:	4b5f      	ldr	r3, [pc, #380]	@ (8002948 <main+0x1450>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80027d0:	615a      	str	r2, [r3, #20]

		//Check if SX1272 has recieved a packet, if not move on
		if(triggerRX){RX_Receive();}else{__asm("NOP");}
 80027d2:	4b57      	ldr	r3, [pc, #348]	@ (8002930 <main+0x1438>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <main+0x12e8>
 80027da:	f000 ffed 	bl	80037b8 <RX_Receive>
 80027de:	e000      	b.n	80027e2 <main+0x12ea>
 80027e0:	bf00      	nop

		//Check if System activated bit was set in last received packet
		if((state & SYSTEM_ACTIVATED) != SYSTEM_ACTIVATED)
 80027e2:	4b5a      	ldr	r3, [pc, #360]	@ (800294c <main+0x1454>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d104      	bne.n	80027f8 <main+0x1300>
		{
			//If system is not active, should go straight to PURGE state
			switch_case_state = 10;
 80027ee:	4b4f      	ldr	r3, [pc, #316]	@ (800292c <main+0x1434>)
 80027f0:	220a      	movs	r2, #10
 80027f2:	701a      	strb	r2, [r3, #0]
			break;
 80027f4:	f000 bdd6 	b.w	80033a4 <main+0x1eac>
		//	CH1_ARM.port->ODR |= (CH1_Arm);
		//	CH1_OP.port->ODR |= (CH1_Operate);
		//}

		//Check if manual purge bit was set in last received packet
		else if( ((state & MANUAL_PURGE) == MANUAL_PURGE) && ((state & GAS_FILLED_SELECTED) == GAS_FILLED_SELECTED) )
 80027f8:	4b54      	ldr	r3, [pc, #336]	@ (800294c <main+0x1454>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	b25b      	sxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	da0a      	bge.n	8002818 <main+0x1320>
 8002802:	4b52      	ldr	r3, [pc, #328]	@ (800294c <main+0x1454>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d004      	beq.n	8002818 <main+0x1320>
		{
			//If manual purge was set, should go straight to PURGE state
			switch_case_state = 10;
 800280e:	4b47      	ldr	r3, [pc, #284]	@ (800292c <main+0x1434>)
 8002810:	220a      	movs	r2, #10
 8002812:	701a      	strb	r2, [r3, #0]
			break;
 8002814:	f000 bdc6 	b.w	80033a4 <main+0x1eac>
		}
// ------------------- Pass this point, the system is active, and manual purge has not been selected! -------------------

		//If neither Gas or Ignition selected, go to neutral state
		else if( ((state & GAS_FILLED_SELECTED) == 0) && ((state & IGNITION_SELECTED) == 0) ) //0 to indicate neither are selected
 8002818:	4b4c      	ldr	r3, [pc, #304]	@ (800294c <main+0x1454>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10a      	bne.n	800283a <main+0x1342>
 8002824:	4b49      	ldr	r3, [pc, #292]	@ (800294c <main+0x1454>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	d104      	bne.n	800283a <main+0x1342>
		{
			switch_case_state = 9; //go into neutral state!
 8002830:	4b3e      	ldr	r3, [pc, #248]	@ (800292c <main+0x1434>)
 8002832:	2209      	movs	r2, #9
 8002834:	701a      	strb	r2, [r3, #0]
			break;
 8002836:	f000 bdb5 	b.w	80033a4 <main+0x1eac>
		}

		//If Ignition is selected
		else if ( ((state & IGNITION_SELECTED) == IGNITION_SELECTED) && ((state & GAS_FILLED_SELECTED) != GAS_FILLED_SELECTED))
 800283a:	4b44      	ldr	r3, [pc, #272]	@ (800294c <main+0x1454>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	2b00      	cmp	r3, #0
 8002844:	d038      	beq.n	80028b8 <main+0x13c0>
 8002846:	4b41      	ldr	r3, [pc, #260]	@ (800294c <main+0x1454>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d132      	bne.n	80028b8 <main+0x13c0>
		{
			//Ensure N2O Solenoid is closed, and turn off LED
			CH3_ARM.port->ODR &= ~(CH3_Arm);
 8002852:	4b3f      	ldr	r3, [pc, #252]	@ (8002950 <main+0x1458>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <main+0x1458>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002860:	615a      	str	r2, [r3, #20]
			CH3_OP.port->ODR &= ~(CH3_Operate);
 8002862:	4b3c      	ldr	r3, [pc, #240]	@ (8002954 <main+0x145c>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	4b3a      	ldr	r3, [pc, #232]	@ (8002954 <main+0x145c>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002870:	615a      	str	r2, [r3, #20]
			led_n2o.port->ODR &= ~(N2O_LED);
 8002872:	4b39      	ldr	r3, [pc, #228]	@ (8002958 <main+0x1460>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	695a      	ldr	r2, [r3, #20]
 8002878:	4b37      	ldr	r3, [pc, #220]	@ (8002958 <main+0x1460>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f022 0220 	bic.w	r2, r2, #32
 8002880:	615a      	str	r2, [r3, #20]


			//If Ignition FIRE bit is set, time to light this puppy
			if((state & IGNITION_FIRE) == IGNITION_FIRE)
 8002882:	4b32      	ldr	r3, [pc, #200]	@ (800294c <main+0x1454>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d004      	beq.n	8002898 <main+0x13a0>
			{
				switch_case_state = 0x80;
 800288e:	4b27      	ldr	r3, [pc, #156]	@ (800292c <main+0x1434>)
 8002890:	2280      	movs	r2, #128	@ 0x80
 8002892:	701a      	strb	r2, [r3, #0]
				break;
 8002894:	f000 bd86 	b.w	80033a4 <main+0x1eac>
			}
			//If O2 Fill bit is set, enable the O2 Solenoids
			else if((state & O2_FILL_ACTIVATE) == O2_FILL_ACTIVATE){
 8002898:	4b2c      	ldr	r3, [pc, #176]	@ (800294c <main+0x1454>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d004      	beq.n	80028ae <main+0x13b6>
				switch_case_state = 8;
 80028a4:	4b21      	ldr	r3, [pc, #132]	@ (800292c <main+0x1434>)
 80028a6:	2208      	movs	r2, #8
 80028a8:	701a      	strb	r2, [r3, #0]
				break;
 80028aa:	f000 bd7b 	b.w	80033a4 <main+0x1eac>
			}
			//Otherwise go to neutral
			else{
				switch_case_state = 9;
 80028ae:	4b1f      	ldr	r3, [pc, #124]	@ (800292c <main+0x1434>)
 80028b0:	2209      	movs	r2, #9
 80028b2:	701a      	strb	r2, [r3, #0]
				break;
 80028b4:	f000 bd76 	b.w	80033a4 <main+0x1eac>
			}
		}

// ------------------- Pass this point, ignite is NOT selected, and gas fill state has been selected -------------------

		else if ( ((state & IGNITION_SELECTED) != IGNITION_SELECTED) && ((state & GAS_FILLED_SELECTED) == GAS_FILLED_SELECTED))
 80028b8:	4b24      	ldr	r3, [pc, #144]	@ (800294c <main+0x1454>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d14b      	bne.n	800295c <main+0x1464>
 80028c4:	4b21      	ldr	r3, [pc, #132]	@ (800294c <main+0x1454>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d045      	beq.n	800295c <main+0x1464>
		{
//N2O and PURGE have not been selected, go to neutral state
			if((state & SWITCH_SELECTOR) == SWITCH_SELECTOR)
 80028d0:	4b1e      	ldr	r3, [pc, #120]	@ (800294c <main+0x1454>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d004      	beq.n	80028e6 <main+0x13ee>
			{
				switch_case_state = 9;
 80028dc:	4b13      	ldr	r3, [pc, #76]	@ (800292c <main+0x1434>)
 80028de:	2209      	movs	r2, #9
 80028e0:	701a      	strb	r2, [r3, #0]
				break;
 80028e2:	f000 bd5f 	b.w	80033a4 <main+0x1eac>
			}
//N20 Fill is selected, move to N2O actuation state
			else if( (state & N2O_FILL_ACTIVATE) == N2O_FILL_ACTIVATE)
 80028e6:	4b19      	ldr	r3, [pc, #100]	@ (800294c <main+0x1454>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d004      	beq.n	80028fc <main+0x1404>
			{
				switch_case_state = 7;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <main+0x1434>)
 80028f4:	2207      	movs	r2, #7
 80028f6:	701a      	strb	r2, [r3, #0]
				break;
 80028f8:	f000 bd54 	b.w	80033a4 <main+0x1eac>
			}
//If neither are selected, some error... Go to neutral state for safety, and set error flag
			else
			{
				//get error flag in here as well!
				switch_case_state = 9; //Something has gone wrong and weird - go to neutral state and stop gas flow
 80028fc:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <main+0x1434>)
 80028fe:	2209      	movs	r2, #9
 8002900:	701a      	strb	r2, [r3, #0]
				break;
 8002902:	f000 bd4f 	b.w	80033a4 <main+0x1eac>
 8002906:	bf00      	nop
 8002908:	20000438 	.word	0x20000438
 800290c:	20000450 	.word	0x20000450
 8002910:	20000468 	.word	0x20000468
 8002914:	20000480 	.word	0x20000480
 8002918:	20000408 	.word	0x20000408
 800291c:	20000498 	.word	0x20000498
 8002920:	200004b0 	.word	0x200004b0
 8002924:	200004c8 	.word	0x200004c8
 8002928:	200000c2 	.word	0x200000c2
 800292c:	200000c0 	.word	0x200000c0
 8002930:	200000ca 	.word	0x200000ca
 8002934:	20000378 	.word	0x20000378
 8002938:	20000390 	.word	0x20000390
 800293c:	200003a8 	.word	0x200003a8
 8002940:	200003c0 	.word	0x200003c0
 8002944:	200003d8 	.word	0x200003d8
 8002948:	200003f0 	.word	0x200003f0
 800294c:	200000c1 	.word	0x200000c1
 8002950:	20000210 	.word	0x20000210
 8002954:	200001f8 	.word	0x200001f8
 8002958:	20000348 	.word	0x20000348

//*******************************LOCAL ACCESS*************************************************************
	case 0x0F:


		LED_1.port -> ODR |= LED_1_PWR;
 800295c:	4b94      	ldr	r3, [pc, #592]	@ (8002bb0 <main+0x16b8>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	4b93      	ldr	r3, [pc, #588]	@ (8002bb0 <main+0x16b8>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800296a:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 800296c:	4b91      	ldr	r3, [pc, #580]	@ (8002bb4 <main+0x16bc>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	695a      	ldr	r2, [r3, #20]
 8002972:	4b90      	ldr	r3, [pc, #576]	@ (8002bb4 <main+0x16bc>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800297a:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 800297c:	4b8e      	ldr	r3, [pc, #568]	@ (8002bb8 <main+0x16c0>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	4b8d      	ldr	r3, [pc, #564]	@ (8002bb8 <main+0x16c0>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800298a:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 800298c:	4b8b      	ldr	r3, [pc, #556]	@ (8002bbc <main+0x16c4>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	4b8a      	ldr	r3, [pc, #552]	@ (8002bbc <main+0x16c4>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800299a:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 800299c:	4b88      	ldr	r3, [pc, #544]	@ (8002bc0 <main+0x16c8>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	695a      	ldr	r2, [r3, #20]
 80029a2:	4b87      	ldr	r3, [pc, #540]	@ (8002bc0 <main+0x16c8>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029aa:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 80029ac:	4b85      	ldr	r3, [pc, #532]	@ (8002bc4 <main+0x16cc>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	695a      	ldr	r2, [r3, #20]
 80029b2:	4b84      	ldr	r3, [pc, #528]	@ (8002bc4 <main+0x16cc>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ba:	615a      	str	r2, [r3, #20]


		if((state_local & ACTIVATE_SW) != ACTIVATE_SW) //if the system is not active
 80029bc:	4b82      	ldr	r3, [pc, #520]	@ (8002bc8 <main+0x16d0>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d104      	bne.n	80029d2 <main+0x14da>
		{
			switch_case_state = 10;
 80029c8:	4b80      	ldr	r3, [pc, #512]	@ (8002bcc <main+0x16d4>)
 80029ca:	220a      	movs	r2, #10
 80029cc:	701a      	strb	r2, [r3, #0]
			break;
 80029ce:	f000 bce9 	b.w	80033a4 <main+0x1eac>
		}

//Ignition Key Swtich Selected
		else if((state_local & IGNITION_SW) == IGNITION_SW && //is ignition ISO on
 80029d2:	4b7d      	ldr	r3, [pc, #500]	@ (8002bc8 <main+0x16d0>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d074      	beq.n	8002ac8 <main+0x15d0>
				(state_local & N2O_ISO_SW) != N2O_ISO_SW  && //is N2O off
 80029de:	4b7a      	ldr	r3, [pc, #488]	@ (8002bc8 <main+0x16d0>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
		else if((state_local & IGNITION_SW) == IGNITION_SW && //is ignition ISO on
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d16e      	bne.n	8002ac8 <main+0x15d0>
				(state_local & O2_ISO_SW) != O2_ISO_SW && 	//is O2 ISO off
 80029ea:	4b77      	ldr	r3, [pc, #476]	@ (8002bc8 <main+0x16d0>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
				(state_local & N2O_ISO_SW) != N2O_ISO_SW  && //is N2O off
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d168      	bne.n	8002ac8 <main+0x15d0>
				(state_local & N2O_DEADMAN_SW) != N2O_DEADMAN_SW &&  //is N2O 'deadman' off
 80029f6:	4b74      	ldr	r3, [pc, #464]	@ (8002bc8 <main+0x16d0>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
				(state_local & O2_ISO_SW) != O2_ISO_SW && 	//is O2 ISO off
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d162      	bne.n	8002ac8 <main+0x15d0>
				(state_local & O2_DEADMAN_SW) != O2_DEADMAN_SW) //is O2 deadman off
 8002a02:	4b71      	ldr	r3, [pc, #452]	@ (8002bc8 <main+0x16d0>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	f003 0320 	and.w	r3, r3, #32
				(state_local & N2O_DEADMAN_SW) != N2O_DEADMAN_SW &&  //is N2O 'deadman' off
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d15c      	bne.n	8002ac8 <main+0x15d0>
		{

			//Adding 'dump' flag to detect the change in interrupt state in key areas!
			//periodic 'dump' flag checks are needed along certain areas as to ensure state is checked regardless
			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002a0e:	4b70      	ldr	r3, [pc, #448]	@ (8002bd0 <main+0x16d8>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d107      	bne.n	8002a26 <main+0x152e>
 8002a16:	4b6d      	ldr	r3, [pc, #436]	@ (8002bcc <main+0x16d4>)
 8002a18:	220a      	movs	r2, #10
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	4b6c      	ldr	r3, [pc, #432]	@ (8002bd0 <main+0x16d8>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]
 8002a22:	f000 bcbf 	b.w	80033a4 <main+0x1eac>
			else{__asm("NOP");}
 8002a26:	bf00      	nop
			//does nothing when false condition is set - ie when dump button has not been pressed!
			CH3_ARM.port->ODR &= ~(CH3_Arm);
 8002a28:	4b6a      	ldr	r3, [pc, #424]	@ (8002bd4 <main+0x16dc>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	4b69      	ldr	r3, [pc, #420]	@ (8002bd4 <main+0x16dc>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a36:	615a      	str	r2, [r3, #20]
			CH3_OP.port->ODR &= ~(CH3_Operate);
 8002a38:	4b67      	ldr	r3, [pc, #412]	@ (8002bd8 <main+0x16e0>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	695a      	ldr	r2, [r3, #20]
 8002a3e:	4b66      	ldr	r3, [pc, #408]	@ (8002bd8 <main+0x16e0>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a46:	615a      	str	r2, [r3, #20]
			led_n2o.port->ODR &= ~(N2O_LED);
 8002a48:	4b64      	ldr	r3, [pc, #400]	@ (8002bdc <main+0x16e4>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	695a      	ldr	r2, [r3, #20]
 8002a4e:	4b63      	ldr	r3, [pc, #396]	@ (8002bdc <main+0x16e4>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f022 0220 	bic.w	r2, r2, #32
 8002a56:	615a      	str	r2, [r3, #20]
			led_o2.port->ODR &= ~(O2_LED);
 8002a58:	4b61      	ldr	r3, [pc, #388]	@ (8002be0 <main+0x16e8>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	695a      	ldr	r2, [r3, #20]
 8002a5e:	4b60      	ldr	r3, [pc, #384]	@ (8002be0 <main+0x16e8>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a66:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR &= ~(CH2_Arm);
 8002a68:	4b5e      	ldr	r3, [pc, #376]	@ (8002be4 <main+0x16ec>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002be4 <main+0x16ec>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a76:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR &= ~(CH2_Operate);
 8002a78:	4b5b      	ldr	r3, [pc, #364]	@ (8002be8 <main+0x16f0>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	695a      	ldr	r2, [r3, #20]
 8002a7e:	4b5a      	ldr	r3, [pc, #360]	@ (8002be8 <main+0x16f0>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a86:	615a      	str	r2, [r3, #20]


			Ignition1_ARM.port->ODR |= IGNITION1_ARM;
 8002a88:	4b58      	ldr	r3, [pc, #352]	@ (8002bec <main+0x16f4>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	695a      	ldr	r2, [r3, #20]
 8002a8e:	4b57      	ldr	r3, [pc, #348]	@ (8002bec <main+0x16f4>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a96:	615a      	str	r2, [r3, #20]
			Ignition2_ARM.port->ODR |= IGNITION2_ARM;
 8002a98:	4b55      	ldr	r3, [pc, #340]	@ (8002bf0 <main+0x16f8>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	4b54      	ldr	r3, [pc, #336]	@ (8002bf0 <main+0x16f8>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f042 0208 	orr.w	r2, r2, #8
 8002aa6:	615a      	str	r2, [r3, #20]
//Ignition Rotary Switch Selected
			if((state_local & IGNITE_DEADMAN_SW) == IGNITE_DEADMAN_SW) //is IGNITE button pressed!
 8002aa8:	4b47      	ldr	r3, [pc, #284]	@ (8002bc8 <main+0x16d0>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	f003 0310 	and.w	r3, r3, #16
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d004      	beq.n	8002abe <main+0x15c6>
			{
				switch_case_state = 0x80;  //IGNITE state
 8002ab4:	4b45      	ldr	r3, [pc, #276]	@ (8002bcc <main+0x16d4>)
 8002ab6:	2280      	movs	r2, #128	@ 0x80
 8002ab8:	701a      	strb	r2, [r3, #0]
				break;
 8002aba:	f000 bc73 	b.w	80033a4 <main+0x1eac>
			}
//Ignition Key Switch but NO Ignition Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002abe:	4b43      	ldr	r3, [pc, #268]	@ (8002bcc <main+0x16d4>)
 8002ac0:	2209      	movs	r2, #9
 8002ac2:	701a      	strb	r2, [r3, #0]
				break;
 8002ac4:	f000 bc6e 	b.w	80033a4 <main+0x1eac>
			}
		}


//Both Keyswitches for N2O and O2 are triggered
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc8 <main+0x16d0>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d017      	beq.n	8002b04 <main+0x160c>
				(state_local & O2_ISO_SW) == O2_ISO_SW) //error check if both ISO switches are triggered for N20 and O2
 8002ad4:	4b3c      	ldr	r3, [pc, #240]	@ (8002bc8 <main+0x16d0>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d011      	beq.n	8002b04 <main+0x160c>
		{
			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd0 <main+0x16d8>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d107      	bne.n	8002af8 <main+0x1600>
 8002ae8:	4b38      	ldr	r3, [pc, #224]	@ (8002bcc <main+0x16d4>)
 8002aea:	220a      	movs	r2, #10
 8002aec:	701a      	strb	r2, [r3, #0]
 8002aee:	4b38      	ldr	r3, [pc, #224]	@ (8002bd0 <main+0x16d8>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]
 8002af4:	f000 bc56 	b.w	80033a4 <main+0x1eac>
			else{__asm("NOP");}
 8002af8:	bf00      	nop

			//if local dump flag has been triggered REGARDLESS of input control state!
			switch_case_state = 10;
 8002afa:	4b34      	ldr	r3, [pc, #208]	@ (8002bcc <main+0x16d4>)
 8002afc:	220a      	movs	r2, #10
 8002afe:	701a      	strb	r2, [r3, #0]
			break;
 8002b00:	f000 bc50 	b.w	80033a4 <main+0x1eac>
		}


//N2O Keyswitch
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002b04:	4b30      	ldr	r3, [pc, #192]	@ (8002bc8 <main+0x16d0>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d022      	beq.n	8002b56 <main+0x165e>
				(state_local & O2_ISO_SW) != O2_ISO_SW)
 8002b10:	4b2d      	ldr	r3, [pc, #180]	@ (8002bc8 <main+0x16d0>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
		else if((state_local & N2O_ISO_SW) == N2O_ISO_SW &&
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d11c      	bne.n	8002b56 <main+0x165e>
		{

			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002b1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002bd0 <main+0x16d8>)
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d107      	bne.n	8002b34 <main+0x163c>
 8002b24:	4b29      	ldr	r3, [pc, #164]	@ (8002bcc <main+0x16d4>)
 8002b26:	220a      	movs	r2, #10
 8002b28:	701a      	strb	r2, [r3, #0]
 8002b2a:	4b29      	ldr	r3, [pc, #164]	@ (8002bd0 <main+0x16d8>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	f000 bc38 	b.w	80033a4 <main+0x1eac>
			else{__asm("NOP");}
 8002b34:	bf00      	nop

//N2O Rotary Switch
			if((state_local& N2O_DEADMAN_SW) == N2O_DEADMAN_SW)
 8002b36:	4b24      	ldr	r3, [pc, #144]	@ (8002bc8 <main+0x16d0>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d004      	beq.n	8002b4c <main+0x1654>
			{
				switch_case_state = 7; // N2O Fill State
 8002b42:	4b22      	ldr	r3, [pc, #136]	@ (8002bcc <main+0x16d4>)
 8002b44:	2207      	movs	r2, #7
 8002b46:	701a      	strb	r2, [r3, #0]
				break;
 8002b48:	f000 bc2c 	b.w	80033a4 <main+0x1eac>
			}
//N2O Keyswitch but NO N2O Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <main+0x16d4>)
 8002b4e:	2209      	movs	r2, #9
 8002b50:	701a      	strb	r2, [r3, #0]
				break;
 8002b52:	f000 bc27 	b.w	80033a4 <main+0x1eac>
			}
		}


//O2 Keyswitch
		else if((state_local & O2_ISO_SW) == O2_ISO_SW &&
 8002b56:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc8 <main+0x16d0>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d021      	beq.n	8002ba6 <main+0x16ae>
				(state_local & N2O_ISO_SW) != N2O_ISO_SW)
 8002b62:	4b19      	ldr	r3, [pc, #100]	@ (8002bc8 <main+0x16d0>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
		else if((state_local & O2_ISO_SW) == O2_ISO_SW &&
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d11b      	bne.n	8002ba6 <main+0x16ae>
		{

			if(dump_flag == 1){switch_case_state = 10; dump_flag = 0; break;}
 8002b6e:	4b18      	ldr	r3, [pc, #96]	@ (8002bd0 <main+0x16d8>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d107      	bne.n	8002b86 <main+0x168e>
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <main+0x16d4>)
 8002b78:	220a      	movs	r2, #10
 8002b7a:	701a      	strb	r2, [r3, #0]
 8002b7c:	4b14      	ldr	r3, [pc, #80]	@ (8002bd0 <main+0x16d8>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	f000 bc0f 	b.w	80033a4 <main+0x1eac>
			else{__asm("NOP");}
 8002b86:	bf00      	nop

//O2 Rotary Switch
			if((state_local & O2_DEADMAN_SW) == O2_DEADMAN_SW)
 8002b88:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <main+0x16d0>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d004      	beq.n	8002b9e <main+0x16a6>
			{
				switch_case_state = 8;
 8002b94:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <main+0x16d4>)
 8002b96:	2208      	movs	r2, #8
 8002b98:	701a      	strb	r2, [r3, #0]
				break;
 8002b9a:	f000 bc03 	b.w	80033a4 <main+0x1eac>
			}
//O2 Keyswitch but NO O2 Rotary Switch
			else
			{
				switch_case_state = 9; //neutral state
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <main+0x16d4>)
 8002ba0:	2209      	movs	r2, #9
 8002ba2:	701a      	strb	r2, [r3, #0]
				break;
 8002ba4:	e3fe      	b.n	80033a4 <main+0x1eac>
		}

//If power is ON but other bits are off
		else
		{
			switch_case_state = 9; // Neutral state
 8002ba6:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <main+0x16d4>)
 8002ba8:	2209      	movs	r2, #9
 8002baa:	701a      	strb	r2, [r3, #0]
			break;
 8002bac:	e3fa      	b.n	80033a4 <main+0x1eac>
 8002bae:	bf00      	nop
 8002bb0:	20000378 	.word	0x20000378
 8002bb4:	20000390 	.word	0x20000390
 8002bb8:	200003a8 	.word	0x200003a8
 8002bbc:	200003c0 	.word	0x200003c0
 8002bc0:	200003d8 	.word	0x200003d8
 8002bc4:	200003f0 	.word	0x200003f0
 8002bc8:	200000c2 	.word	0x200000c2
 8002bcc:	200000c0 	.word	0x200000c0
 8002bd0:	200000c7 	.word	0x200000c7
 8002bd4:	20000210 	.word	0x20000210
 8002bd8:	200001f8 	.word	0x200001f8
 8002bdc:	20000348 	.word	0x20000348
 8002be0:	20000360 	.word	0x20000360
 8002be4:	200001c8 	.word	0x200001c8
 8002be8:	200001b0 	.word	0x200001b0
 8002bec:	20000288 	.word	0x20000288
 8002bf0:	200002b8 	.word	0x200002b8

//**************************N2O FILL *************************************************************
	case 7:

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 8002bf4:	4b53      	ldr	r3, [pc, #332]	@ (8002d44 <main+0x184c>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	4b52      	ldr	r3, [pc, #328]	@ (8002d44 <main+0x184c>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c02:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002c04:	4b50      	ldr	r3, [pc, #320]	@ (8002d48 <main+0x1850>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	695a      	ldr	r2, [r3, #20]
 8002c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002d48 <main+0x1850>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c12:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8002c14:	4b4d      	ldr	r3, [pc, #308]	@ (8002d4c <main+0x1854>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	695a      	ldr	r2, [r3, #20]
 8002c1a:	4b4c      	ldr	r3, [pc, #304]	@ (8002d4c <main+0x1854>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c22:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8002c24:	4b4a      	ldr	r3, [pc, #296]	@ (8002d50 <main+0x1858>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	695a      	ldr	r2, [r3, #20]
 8002c2a:	4b49      	ldr	r3, [pc, #292]	@ (8002d50 <main+0x1858>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c32:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002c34:	4b47      	ldr	r3, [pc, #284]	@ (8002d54 <main+0x185c>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	695a      	ldr	r2, [r3, #20]
 8002c3a:	4b46      	ldr	r3, [pc, #280]	@ (8002d54 <main+0x185c>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c42:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 8002c44:	4b44      	ldr	r3, [pc, #272]	@ (8002d58 <main+0x1860>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	695a      	ldr	r2, [r3, #20]
 8002c4a:	4b43      	ldr	r3, [pc, #268]	@ (8002d58 <main+0x1860>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c52:	615a      	str	r2, [r3, #20]

		//Clear Error
		error = 0x00 << 14;
 8002c54:	4b41      	ldr	r3, [pc, #260]	@ (8002d5c <main+0x1864>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	801a      	strh	r2, [r3, #0]

		//Ensure Purge is not purging
		CH1_ARM.port->ODR |= (CH1_Arm);
 8002c5a:	4b41      	ldr	r3, [pc, #260]	@ (8002d60 <main+0x1868>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	695a      	ldr	r2, [r3, #20]
 8002c60:	4b3f      	ldr	r3, [pc, #252]	@ (8002d60 <main+0x1868>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c68:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8002c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <main+0x186c>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	695a      	ldr	r2, [r3, #20]
 8002c70:	4b3c      	ldr	r3, [pc, #240]	@ (8002d64 <main+0x186c>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c78:	615a      	str	r2, [r3, #20]

		//Ensure O2 Fill is not filling
		led_o2.port->ODR &= ~(O2_LED);
 8002c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d68 <main+0x1870>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	4b39      	ldr	r3, [pc, #228]	@ (8002d68 <main+0x1870>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c88:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 8002c8a:	4b38      	ldr	r3, [pc, #224]	@ (8002d6c <main+0x1874>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	695a      	ldr	r2, [r3, #20]
 8002c90:	4b36      	ldr	r3, [pc, #216]	@ (8002d6c <main+0x1874>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c98:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 8002c9a:	4b35      	ldr	r3, [pc, #212]	@ (8002d70 <main+0x1878>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	695a      	ldr	r2, [r3, #20]
 8002ca0:	4b33      	ldr	r3, [pc, #204]	@ (8002d70 <main+0x1878>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ca8:	615a      	str	r2, [r3, #20]

		//Ensure igntion is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8002caa:	4b32      	ldr	r3, [pc, #200]	@ (8002d74 <main+0x187c>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	695a      	ldr	r2, [r3, #20]
 8002cb0:	4b30      	ldr	r3, [pc, #192]	@ (8002d74 <main+0x187c>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f042 0208 	orr.w	r2, r2, #8
 8002cb8:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8002cba:	4b2f      	ldr	r3, [pc, #188]	@ (8002d78 <main+0x1880>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	695a      	ldr	r2, [r3, #20]
 8002cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8002d78 <main+0x1880>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f042 0204 	orr.w	r2, r2, #4
 8002cc8:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8002cca:	4b2c      	ldr	r3, [pc, #176]	@ (8002d7c <main+0x1884>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	695a      	ldr	r2, [r3, #20]
 8002cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8002d7c <main+0x1884>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f042 0208 	orr.w	r2, r2, #8
 8002cd8:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8002cda:	4b29      	ldr	r3, [pc, #164]	@ (8002d80 <main+0x1888>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	695a      	ldr	r2, [r3, #20]
 8002ce0:	4b27      	ldr	r3, [pc, #156]	@ (8002d80 <main+0x1888>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f042 0204 	orr.w	r2, r2, #4
 8002ce8:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 8002cea:	4b26      	ldr	r3, [pc, #152]	@ (8002d84 <main+0x188c>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	4b24      	ldr	r3, [pc, #144]	@ (8002d84 <main+0x188c>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cf8:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 8002cfa:	4b23      	ldr	r3, [pc, #140]	@ (8002d88 <main+0x1890>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	695a      	ldr	r2, [r3, #20]
 8002d00:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <main+0x1890>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002d08:	615a      	str	r2, [r3, #20]

		//Enable N2O Fill
		led_n2o.port->ODR|=N2O_LED;
 8002d0a:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <main+0x1894>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	695a      	ldr	r2, [r3, #20]
 8002d10:	4b1e      	ldr	r3, [pc, #120]	@ (8002d8c <main+0x1894>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f042 0220 	orr.w	r2, r2, #32
 8002d18:	615a      	str	r2, [r3, #20]
		CH3_ARM.port->ODR |= CH3_Arm;
 8002d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8002d90 <main+0x1898>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	695a      	ldr	r2, [r3, #20]
 8002d20:	4b1b      	ldr	r3, [pc, #108]	@ (8002d90 <main+0x1898>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d28:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR |= CH3_Operate;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <main+0x189c>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	695a      	ldr	r2, [r3, #20]
 8002d30:	4b18      	ldr	r3, [pc, #96]	@ (8002d94 <main+0x189c>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d38:	615a      	str	r2, [r3, #20]
		switch_case_state = 0;
 8002d3a:	4b17      	ldr	r3, [pc, #92]	@ (8002d98 <main+0x18a0>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
		break;
 8002d40:	e330      	b.n	80033a4 <main+0x1eac>
 8002d42:	bf00      	nop
 8002d44:	20000378 	.word	0x20000378
 8002d48:	20000390 	.word	0x20000390
 8002d4c:	200003a8 	.word	0x200003a8
 8002d50:	200003c0 	.word	0x200003c0
 8002d54:	200003d8 	.word	0x200003d8
 8002d58:	200003f0 	.word	0x200003f0
 8002d5c:	200000c4 	.word	0x200000c4
 8002d60:	20000180 	.word	0x20000180
 8002d64:	20000168 	.word	0x20000168
 8002d68:	20000360 	.word	0x20000360
 8002d6c:	200001c8 	.word	0x200001c8
 8002d70:	200001b0 	.word	0x200001b0
 8002d74:	20000288 	.word	0x20000288
 8002d78:	200002a0 	.word	0x200002a0
 8002d7c:	200002b8 	.word	0x200002b8
 8002d80:	200002d0 	.word	0x200002d0
 8002d84:	20000258 	.word	0x20000258
 8002d88:	20000240 	.word	0x20000240
 8002d8c:	20000348 	.word	0x20000348
 8002d90:	20000210 	.word	0x20000210
 8002d94:	200001f8 	.word	0x200001f8
 8002d98:	200000c0 	.word	0x200000c0

//**************************O2 FILL*************************************************************
	case 8:

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 8002d9c:	4b53      	ldr	r3, [pc, #332]	@ (8002eec <main+0x19f4>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	695a      	ldr	r2, [r3, #20]
 8002da2:	4b52      	ldr	r3, [pc, #328]	@ (8002eec <main+0x19f4>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002daa:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8002dac:	4b50      	ldr	r3, [pc, #320]	@ (8002ef0 <main+0x19f8>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	695a      	ldr	r2, [r3, #20]
 8002db2:	4b4f      	ldr	r3, [pc, #316]	@ (8002ef0 <main+0x19f8>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dba:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8002dbc:	4b4d      	ldr	r3, [pc, #308]	@ (8002ef4 <main+0x19fc>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	695a      	ldr	r2, [r3, #20]
 8002dc2:	4b4c      	ldr	r3, [pc, #304]	@ (8002ef4 <main+0x19fc>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dca:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8002dcc:	4b4a      	ldr	r3, [pc, #296]	@ (8002ef8 <main+0x1a00>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	695a      	ldr	r2, [r3, #20]
 8002dd2:	4b49      	ldr	r3, [pc, #292]	@ (8002ef8 <main+0x1a00>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002dda:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002ddc:	4b47      	ldr	r3, [pc, #284]	@ (8002efc <main+0x1a04>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	4b46      	ldr	r3, [pc, #280]	@ (8002efc <main+0x1a04>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dea:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8002dec:	4b44      	ldr	r3, [pc, #272]	@ (8002f00 <main+0x1a08>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	4b43      	ldr	r3, [pc, #268]	@ (8002f00 <main+0x1a08>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dfa:	615a      	str	r2, [r3, #20]

		//Clear Error
		error = 0x00 << 13;
 8002dfc:	4b41      	ldr	r3, [pc, #260]	@ (8002f04 <main+0x1a0c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	801a      	strh	r2, [r3, #0]

		//Ensure Ignition is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8002e02:	4b41      	ldr	r3, [pc, #260]	@ (8002f08 <main+0x1a10>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	4b3f      	ldr	r3, [pc, #252]	@ (8002f08 <main+0x1a10>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f042 0208 	orr.w	r2, r2, #8
 8002e10:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8002e12:	4b3e      	ldr	r3, [pc, #248]	@ (8002f0c <main+0x1a14>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	695a      	ldr	r2, [r3, #20]
 8002e18:	4b3c      	ldr	r3, [pc, #240]	@ (8002f0c <main+0x1a14>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f042 0204 	orr.w	r2, r2, #4
 8002e20:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8002e22:	4b3b      	ldr	r3, [pc, #236]	@ (8002f10 <main+0x1a18>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	4b39      	ldr	r3, [pc, #228]	@ (8002f10 <main+0x1a18>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f042 0208 	orr.w	r2, r2, #8
 8002e30:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8002e32:	4b38      	ldr	r3, [pc, #224]	@ (8002f14 <main+0x1a1c>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	695a      	ldr	r2, [r3, #20]
 8002e38:	4b36      	ldr	r3, [pc, #216]	@ (8002f14 <main+0x1a1c>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f042 0204 	orr.w	r2, r2, #4
 8002e40:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 8002e42:	4b35      	ldr	r3, [pc, #212]	@ (8002f18 <main+0x1a20>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	695a      	ldr	r2, [r3, #20]
 8002e48:	4b33      	ldr	r3, [pc, #204]	@ (8002f18 <main+0x1a20>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e50:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 8002e52:	4b32      	ldr	r3, [pc, #200]	@ (8002f1c <main+0x1a24>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	695a      	ldr	r2, [r3, #20]
 8002e58:	4b30      	ldr	r3, [pc, #192]	@ (8002f1c <main+0x1a24>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e60:	615a      	str	r2, [r3, #20]

		//Ensure Purge is not purging
		CH1_ARM.port->ODR |= (CH1_Arm);
 8002e62:	4b2f      	ldr	r3, [pc, #188]	@ (8002f20 <main+0x1a28>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	695a      	ldr	r2, [r3, #20]
 8002e68:	4b2d      	ldr	r3, [pc, #180]	@ (8002f20 <main+0x1a28>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e70:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8002e72:	4b2c      	ldr	r3, [pc, #176]	@ (8002f24 <main+0x1a2c>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	695a      	ldr	r2, [r3, #20]
 8002e78:	4b2a      	ldr	r3, [pc, #168]	@ (8002f24 <main+0x1a2c>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e80:	615a      	str	r2, [r3, #20]

		//Ensure N2O Fill is not filling
		led_n2o.port->ODR &= ~(N2O_LED);
 8002e82:	4b29      	ldr	r3, [pc, #164]	@ (8002f28 <main+0x1a30>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	695a      	ldr	r2, [r3, #20]
 8002e88:	4b27      	ldr	r3, [pc, #156]	@ (8002f28 <main+0x1a30>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f022 0220 	bic.w	r2, r2, #32
 8002e90:	615a      	str	r2, [r3, #20]
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8002e92:	4b26      	ldr	r3, [pc, #152]	@ (8002f2c <main+0x1a34>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	695a      	ldr	r2, [r3, #20]
 8002e98:	4b24      	ldr	r3, [pc, #144]	@ (8002f2c <main+0x1a34>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ea0:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8002ea2:	4b23      	ldr	r3, [pc, #140]	@ (8002f30 <main+0x1a38>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	4b21      	ldr	r3, [pc, #132]	@ (8002f30 <main+0x1a38>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eb0:	615a      	str	r2, [r3, #20]

		//Enable O2 to flow
		led_o2.port->ODR|=O2_LED;
 8002eb2:	4b20      	ldr	r3, [pc, #128]	@ (8002f34 <main+0x1a3c>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	695a      	ldr	r2, [r3, #20]
 8002eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <main+0x1a3c>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ec0:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR |= CH2_Arm;
 8002ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8002f38 <main+0x1a40>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	695a      	ldr	r2, [r3, #20]
 8002ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f38 <main+0x1a40>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ed0:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR |= CH2_Operate;
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f3c <main+0x1a44>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	695a      	ldr	r2, [r3, #20]
 8002ed8:	4b18      	ldr	r3, [pc, #96]	@ (8002f3c <main+0x1a44>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ee0:	615a      	str	r2, [r3, #20]


		switch_case_state = 0;
 8002ee2:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <main+0x1a48>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	701a      	strb	r2, [r3, #0]
		break;
 8002ee8:	e25c      	b.n	80033a4 <main+0x1eac>
 8002eea:	bf00      	nop
 8002eec:	20000378 	.word	0x20000378
 8002ef0:	20000390 	.word	0x20000390
 8002ef4:	200003a8 	.word	0x200003a8
 8002ef8:	200003c0 	.word	0x200003c0
 8002efc:	200003d8 	.word	0x200003d8
 8002f00:	200003f0 	.word	0x200003f0
 8002f04:	200000c4 	.word	0x200000c4
 8002f08:	20000288 	.word	0x20000288
 8002f0c:	200002a0 	.word	0x200002a0
 8002f10:	200002b8 	.word	0x200002b8
 8002f14:	200002d0 	.word	0x200002d0
 8002f18:	20000258 	.word	0x20000258
 8002f1c:	20000240 	.word	0x20000240
 8002f20:	20000180 	.word	0x20000180
 8002f24:	20000168 	.word	0x20000168
 8002f28:	20000348 	.word	0x20000348
 8002f2c:	20000210 	.word	0x20000210
 8002f30:	200001f8 	.word	0x200001f8
 8002f34:	20000360 	.word	0x20000360
 8002f38:	200001c8 	.word	0x200001c8
 8002f3c:	200001b0 	.word	0x200001b0
 8002f40:	200000c0 	.word	0x200000c0

//**************************NEUTRAL STATE*************************************************************
	case 9:

		//Set SMD LEDs
		LED_1.port -> ODR |= LED_1_PWR;
 8002f44:	4b51      	ldr	r3, [pc, #324]	@ (800308c <main+0x1b94>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	695a      	ldr	r2, [r3, #20]
 8002f4a:	4b50      	ldr	r3, [pc, #320]	@ (800308c <main+0x1b94>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f52:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 8002f54:	4b4e      	ldr	r3, [pc, #312]	@ (8003090 <main+0x1b98>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	695a      	ldr	r2, [r3, #20]
 8002f5a:	4b4d      	ldr	r3, [pc, #308]	@ (8003090 <main+0x1b98>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f62:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8002f64:	4b4b      	ldr	r3, [pc, #300]	@ (8003094 <main+0x1b9c>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	695a      	ldr	r2, [r3, #20]
 8002f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003094 <main+0x1b9c>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f72:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR &= ~LED_4_PWR;
 8002f74:	4b48      	ldr	r3, [pc, #288]	@ (8003098 <main+0x1ba0>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	695a      	ldr	r2, [r3, #20]
 8002f7a:	4b47      	ldr	r3, [pc, #284]	@ (8003098 <main+0x1ba0>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002f82:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR &= ~LED_5_PWR;
 8002f84:	4b45      	ldr	r3, [pc, #276]	@ (800309c <main+0x1ba4>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	4b44      	ldr	r3, [pc, #272]	@ (800309c <main+0x1ba4>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f92:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR &= ~LED_6_PWR;
 8002f94:	4b42      	ldr	r3, [pc, #264]	@ (80030a0 <main+0x1ba8>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	695a      	ldr	r2, [r3, #20]
 8002f9a:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <main+0x1ba8>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fa2:	615a      	str	r2, [r3, #20]


		//Turn OFF ignition coil relays
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8002fa4:	4b3f      	ldr	r3, [pc, #252]	@ (80030a4 <main+0x1bac>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	695a      	ldr	r2, [r3, #20]
 8002faa:	4b3e      	ldr	r3, [pc, #248]	@ (80030a4 <main+0x1bac>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f042 0208 	orr.w	r2, r2, #8
 8002fb2:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8002fb4:	4b3c      	ldr	r3, [pc, #240]	@ (80030a8 <main+0x1bb0>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	4b3b      	ldr	r3, [pc, #236]	@ (80030a8 <main+0x1bb0>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f042 0204 	orr.w	r2, r2, #4
 8002fc2:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8002fc4:	4b39      	ldr	r3, [pc, #228]	@ (80030ac <main+0x1bb4>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	695a      	ldr	r2, [r3, #20]
 8002fca:	4b38      	ldr	r3, [pc, #224]	@ (80030ac <main+0x1bb4>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f042 0208 	orr.w	r2, r2, #8
 8002fd2:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8002fd4:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <main+0x1bb8>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	695a      	ldr	r2, [r3, #20]
 8002fda:	4b35      	ldr	r3, [pc, #212]	@ (80030b0 <main+0x1bb8>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f042 0204 	orr.w	r2, r2, #4
 8002fe2:	615a      	str	r2, [r3, #20]

		CH4_ARM.port->ODR &= ~(CH4_Arm);
 8002fe4:	4b33      	ldr	r3, [pc, #204]	@ (80030b4 <main+0x1bbc>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	695a      	ldr	r2, [r3, #20]
 8002fea:	4b32      	ldr	r3, [pc, #200]	@ (80030b4 <main+0x1bbc>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ff2:	615a      	str	r2, [r3, #20]
		CH4_OP.port->ODR &= ~(CH4_Operate);
 8002ff4:	4b30      	ldr	r3, [pc, #192]	@ (80030b8 <main+0x1bc0>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80030b8 <main+0x1bc0>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003002:	615a      	str	r2, [r3, #20]


		//Ensure PURGE is not purging
		CH1_OP.port->ODR |= (CH1_Operate);
 8003004:	4b2d      	ldr	r3, [pc, #180]	@ (80030bc <main+0x1bc4>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	4b2c      	ldr	r3, [pc, #176]	@ (80030bc <main+0x1bc4>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003012:	615a      	str	r2, [r3, #20]
		CH1_ARM.port->ODR |= (CH1_Arm);
 8003014:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <main+0x1bc8>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	695a      	ldr	r2, [r3, #20]
 800301a:	4b29      	ldr	r3, [pc, #164]	@ (80030c0 <main+0x1bc8>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003022:	615a      	str	r2, [r3, #20]

		//Ensure N2O is not filling
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <main+0x1bcc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	695a      	ldr	r2, [r3, #20]
 800302a:	4b26      	ldr	r3, [pc, #152]	@ (80030c4 <main+0x1bcc>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003032:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003034:	4b24      	ldr	r3, [pc, #144]	@ (80030c8 <main+0x1bd0>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	695a      	ldr	r2, [r3, #20]
 800303a:	4b23      	ldr	r3, [pc, #140]	@ (80030c8 <main+0x1bd0>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003042:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 8003044:	4b21      	ldr	r3, [pc, #132]	@ (80030cc <main+0x1bd4>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	695a      	ldr	r2, [r3, #20]
 800304a:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <main+0x1bd4>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f022 0220 	bic.w	r2, r2, #32
 8003052:	615a      	str	r2, [r3, #20]

		//Ensure O2 is not filling
		led_o2.port->ODR &= ~(O2_LED);
 8003054:	4b1e      	ldr	r3, [pc, #120]	@ (80030d0 <main+0x1bd8>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	4b1d      	ldr	r3, [pc, #116]	@ (80030d0 <main+0x1bd8>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003062:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 8003064:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <main+0x1bdc>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	695a      	ldr	r2, [r3, #20]
 800306a:	4b1a      	ldr	r3, [pc, #104]	@ (80030d4 <main+0x1bdc>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003072:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 8003074:	4b18      	ldr	r3, [pc, #96]	@ (80030d8 <main+0x1be0>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	695a      	ldr	r2, [r3, #20]
 800307a:	4b17      	ldr	r3, [pc, #92]	@ (80030d8 <main+0x1be0>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003082:	615a      	str	r2, [r3, #20]


		switch_case_state = 0;
 8003084:	4b15      	ldr	r3, [pc, #84]	@ (80030dc <main+0x1be4>)
 8003086:	2200      	movs	r2, #0
 8003088:	701a      	strb	r2, [r3, #0]
		break;
 800308a:	e18b      	b.n	80033a4 <main+0x1eac>
 800308c:	20000378 	.word	0x20000378
 8003090:	20000390 	.word	0x20000390
 8003094:	200003a8 	.word	0x200003a8
 8003098:	200003c0 	.word	0x200003c0
 800309c:	200003d8 	.word	0x200003d8
 80030a0:	200003f0 	.word	0x200003f0
 80030a4:	20000288 	.word	0x20000288
 80030a8:	200002a0 	.word	0x200002a0
 80030ac:	200002b8 	.word	0x200002b8
 80030b0:	200002d0 	.word	0x200002d0
 80030b4:	20000258 	.word	0x20000258
 80030b8:	20000240 	.word	0x20000240
 80030bc:	20000168 	.word	0x20000168
 80030c0:	20000180 	.word	0x20000180
 80030c4:	20000210 	.word	0x20000210
 80030c8:	200001f8 	.word	0x200001f8
 80030cc:	20000348 	.word	0x20000348
 80030d0:	20000360 	.word	0x20000360
 80030d4:	200001c8 	.word	0x200001c8
 80030d8:	200001b0 	.word	0x200001b0
 80030dc:	200000c0 	.word	0x200000c0

//**************************PURGE STATE*************************************************************
	case 10:

		//Set SMD LEDs
		LED_1.port -> ODR |= LED_1_PWR;
 80030e0:	4b71      	ldr	r3, [pc, #452]	@ (80032a8 <main+0x1db0>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	4b70      	ldr	r3, [pc, #448]	@ (80032a8 <main+0x1db0>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030ee:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR |= LED_2_PWR;
 80030f0:	4b6e      	ldr	r3, [pc, #440]	@ (80032ac <main+0x1db4>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	695a      	ldr	r2, [r3, #20]
 80030f6:	4b6d      	ldr	r3, [pc, #436]	@ (80032ac <main+0x1db4>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030fe:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR |= LED_3_PWR;
 8003100:	4b6b      	ldr	r3, [pc, #428]	@ (80032b0 <main+0x1db8>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	695a      	ldr	r2, [r3, #20]
 8003106:	4b6a      	ldr	r3, [pc, #424]	@ (80032b0 <main+0x1db8>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800310e:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8003110:	4b68      	ldr	r3, [pc, #416]	@ (80032b4 <main+0x1dbc>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	695a      	ldr	r2, [r3, #20]
 8003116:	4b67      	ldr	r3, [pc, #412]	@ (80032b4 <main+0x1dbc>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311e:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8003120:	4b65      	ldr	r3, [pc, #404]	@ (80032b8 <main+0x1dc0>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	695a      	ldr	r2, [r3, #20]
 8003126:	4b64      	ldr	r3, [pc, #400]	@ (80032b8 <main+0x1dc0>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800312e:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8003130:	4b62      	ldr	r3, [pc, #392]	@ (80032bc <main+0x1dc4>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	4b61      	ldr	r3, [pc, #388]	@ (80032bc <main+0x1dc4>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800313e:	615a      	str	r2, [r3, #20]
		//Presuming relay 1 is the DUMP relay!
		//PURGE is NO -> output a low to purge
		//output a high to stop purging!

		//Ensure Ignition is not igniting
		Ignition1_ARM.port->ODR |= (IGNITION2_ARM);
 8003140:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <main+0x1dc8>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	695a      	ldr	r2, [r3, #20]
 8003146:	4b5e      	ldr	r3, [pc, #376]	@ (80032c0 <main+0x1dc8>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f042 0208 	orr.w	r2, r2, #8
 800314e:	615a      	str	r2, [r3, #20]
		Ignition1_OP.port->ODR |= (IGNITION2_OP);
 8003150:	4b5c      	ldr	r3, [pc, #368]	@ (80032c4 <main+0x1dcc>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	4b5b      	ldr	r3, [pc, #364]	@ (80032c4 <main+0x1dcc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f042 0204 	orr.w	r2, r2, #4
 800315e:	615a      	str	r2, [r3, #20]

		Ignition2_ARM.port->ODR |= (IGNITION2_ARM);
 8003160:	4b59      	ldr	r3, [pc, #356]	@ (80032c8 <main+0x1dd0>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	695a      	ldr	r2, [r3, #20]
 8003166:	4b58      	ldr	r3, [pc, #352]	@ (80032c8 <main+0x1dd0>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f042 0208 	orr.w	r2, r2, #8
 800316e:	615a      	str	r2, [r3, #20]
		Ignition2_OP.port->ODR |= (IGNITION2_OP);
 8003170:	4b56      	ldr	r3, [pc, #344]	@ (80032cc <main+0x1dd4>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	4b55      	ldr	r3, [pc, #340]	@ (80032cc <main+0x1dd4>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f042 0204 	orr.w	r2, r2, #4
 800317e:	615a      	str	r2, [r3, #20]

		//Turn off N2O Solenoid and turn off LED
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003180:	4b53      	ldr	r3, [pc, #332]	@ (80032d0 <main+0x1dd8>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	4b52      	ldr	r3, [pc, #328]	@ (80032d0 <main+0x1dd8>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800318e:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003190:	4b50      	ldr	r3, [pc, #320]	@ (80032d4 <main+0x1ddc>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	695a      	ldr	r2, [r3, #20]
 8003196:	4b4f      	ldr	r3, [pc, #316]	@ (80032d4 <main+0x1ddc>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800319e:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 80031a0:	4b4d      	ldr	r3, [pc, #308]	@ (80032d8 <main+0x1de0>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	4b4c      	ldr	r3, [pc, #304]	@ (80032d8 <main+0x1de0>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f022 0220 	bic.w	r2, r2, #32
 80031ae:	615a      	str	r2, [r3, #20]

		//Turn off O2 Solenoid and turn off LED
		led_o2.port->ODR &= ~(O2_LED);
 80031b0:	4b4a      	ldr	r3, [pc, #296]	@ (80032dc <main+0x1de4>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	695a      	ldr	r2, [r3, #20]
 80031b6:	4b49      	ldr	r3, [pc, #292]	@ (80032dc <main+0x1de4>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031be:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 80031c0:	4b47      	ldr	r3, [pc, #284]	@ (80032e0 <main+0x1de8>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	695a      	ldr	r2, [r3, #20]
 80031c6:	4b46      	ldr	r3, [pc, #280]	@ (80032e0 <main+0x1de8>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031ce:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 80031d0:	4b44      	ldr	r3, [pc, #272]	@ (80032e4 <main+0x1dec>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	4b43      	ldr	r3, [pc, #268]	@ (80032e4 <main+0x1dec>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031de:	615a      	str	r2, [r3, #20]

		//Power off PURGE solenoid therefore starting purge
		CH1_ARM.port->ODR &= ~(CH1_Arm);
 80031e0:	4b41      	ldr	r3, [pc, #260]	@ (80032e8 <main+0x1df0>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	4b40      	ldr	r3, [pc, #256]	@ (80032e8 <main+0x1df0>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80031ee:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR &= ~(CH1_Operate);
 80031f0:	4b3e      	ldr	r3, [pc, #248]	@ (80032ec <main+0x1df4>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ec <main+0x1df4>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031fe:	615a      	str	r2, [r3, #20]

		switch_case_state = 0;
 8003200:	4b3b      	ldr	r3, [pc, #236]	@ (80032f0 <main+0x1df8>)
 8003202:	2200      	movs	r2, #0
 8003204:	701a      	strb	r2, [r3, #0]
		break;
 8003206:	e0cd      	b.n	80033a4 <main+0x1eac>

		//Disable IRQs - we are igniting, nothing can stop this....
		//__disable_irq();

		//Set SMD LEDs
		LED_1.port -> ODR &= ~LED_1_PWR;
 8003208:	4b27      	ldr	r3, [pc, #156]	@ (80032a8 <main+0x1db0>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	695a      	ldr	r2, [r3, #20]
 800320e:	4b26      	ldr	r3, [pc, #152]	@ (80032a8 <main+0x1db0>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003216:	615a      	str	r2, [r3, #20]
		LED_2.port -> ODR &= ~LED_2_PWR;
 8003218:	4b24      	ldr	r3, [pc, #144]	@ (80032ac <main+0x1db4>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	695a      	ldr	r2, [r3, #20]
 800321e:	4b23      	ldr	r3, [pc, #140]	@ (80032ac <main+0x1db4>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003226:	615a      	str	r2, [r3, #20]
		LED_3.port -> ODR &= ~LED_3_PWR;
 8003228:	4b21      	ldr	r3, [pc, #132]	@ (80032b0 <main+0x1db8>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	695a      	ldr	r2, [r3, #20]
 800322e:	4b20      	ldr	r3, [pc, #128]	@ (80032b0 <main+0x1db8>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003236:	615a      	str	r2, [r3, #20]
		LED_4.port -> ODR |= LED_4_PWR;
 8003238:	4b1e      	ldr	r3, [pc, #120]	@ (80032b4 <main+0x1dbc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	4b1d      	ldr	r3, [pc, #116]	@ (80032b4 <main+0x1dbc>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003246:	615a      	str	r2, [r3, #20]
		LED_5.port -> ODR |= LED_5_PWR;
 8003248:	4b1b      	ldr	r3, [pc, #108]	@ (80032b8 <main+0x1dc0>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	695a      	ldr	r2, [r3, #20]
 800324e:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <main+0x1dc0>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003256:	615a      	str	r2, [r3, #20]
		LED_6.port -> ODR |= LED_6_PWR;
 8003258:	4b18      	ldr	r3, [pc, #96]	@ (80032bc <main+0x1dc4>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	4b17      	ldr	r3, [pc, #92]	@ (80032bc <main+0x1dc4>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003266:	615a      	str	r2, [r3, #20]

		//Check O2 Fill status - as we check for igniton first in case 4 - we need to check O2 again to ensure that we actuate correctly
		if((state & O2_FILL_ACTIVATE) == O2_FILL_ACTIVATE){
 8003268:	4b22      	ldr	r3, [pc, #136]	@ (80032f4 <main+0x1dfc>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003270:	2b00      	cmp	r3, #0
 8003272:	d041      	beq.n	80032f8 <main+0x1e00>
			//Turn ON O2 Solenoid and turn on LED
			led_o2.port->ODR |= (O2_LED);
 8003274:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <main+0x1de4>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	695a      	ldr	r2, [r3, #20]
 800327a:	4b18      	ldr	r3, [pc, #96]	@ (80032dc <main+0x1de4>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003282:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR |= (CH2_Arm);
 8003284:	4b16      	ldr	r3, [pc, #88]	@ (80032e0 <main+0x1de8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <main+0x1de8>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003292:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR |= (CH2_Operate);
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <main+0x1dec>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	695a      	ldr	r2, [r3, #20]
 800329a:	4b12      	ldr	r3, [pc, #72]	@ (80032e4 <main+0x1dec>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032a2:	615a      	str	r2, [r3, #20]
 80032a4:	e040      	b.n	8003328 <main+0x1e30>
 80032a6:	bf00      	nop
 80032a8:	20000378 	.word	0x20000378
 80032ac:	20000390 	.word	0x20000390
 80032b0:	200003a8 	.word	0x200003a8
 80032b4:	200003c0 	.word	0x200003c0
 80032b8:	200003d8 	.word	0x200003d8
 80032bc:	200003f0 	.word	0x200003f0
 80032c0:	20000288 	.word	0x20000288
 80032c4:	200002a0 	.word	0x200002a0
 80032c8:	200002b8 	.word	0x200002b8
 80032cc:	200002d0 	.word	0x200002d0
 80032d0:	20000210 	.word	0x20000210
 80032d4:	200001f8 	.word	0x200001f8
 80032d8:	20000348 	.word	0x20000348
 80032dc:	20000360 	.word	0x20000360
 80032e0:	200001c8 	.word	0x200001c8
 80032e4:	200001b0 	.word	0x200001b0
 80032e8:	20000180 	.word	0x20000180
 80032ec:	20000168 	.word	0x20000168
 80032f0:	200000c0 	.word	0x200000c0
 80032f4:	200000c1 	.word	0x200000c1
		}
		else {
			//Turn off O2 Solenoid and turn off LED
			led_o2.port->ODR &= ~(O2_LED);
 80032f8:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <main+0x1eb0>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	695a      	ldr	r2, [r3, #20]
 80032fe:	4b2a      	ldr	r3, [pc, #168]	@ (80033a8 <main+0x1eb0>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003306:	615a      	str	r2, [r3, #20]
			CH2_ARM.port->ODR &= ~(CH2_Arm);
 8003308:	4b28      	ldr	r3, [pc, #160]	@ (80033ac <main+0x1eb4>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	695a      	ldr	r2, [r3, #20]
 800330e:	4b27      	ldr	r3, [pc, #156]	@ (80033ac <main+0x1eb4>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003316:	615a      	str	r2, [r3, #20]
			CH2_OP.port->ODR &= ~(CH2_Operate);
 8003318:	4b25      	ldr	r3, [pc, #148]	@ (80033b0 <main+0x1eb8>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	4b24      	ldr	r3, [pc, #144]	@ (80033b0 <main+0x1eb8>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003326:	615a      	str	r2, [r3, #20]
		}

		//Ensure N2O LED are OFF
		led_n2o.port->ODR &= ~(N2O_LED);
 8003328:	4b22      	ldr	r3, [pc, #136]	@ (80033b4 <main+0x1ebc>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	695a      	ldr	r2, [r3, #20]
 800332e:	4b21      	ldr	r3, [pc, #132]	@ (80033b4 <main+0x1ebc>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f022 0220 	bic.w	r2, r2, #32
 8003336:	615a      	str	r2, [r3, #20]

		//Ensure N2O solenoid is OFF
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 8003338:	4b1f      	ldr	r3, [pc, #124]	@ (80033b8 <main+0x1ec0>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	695a      	ldr	r2, [r3, #20]
 800333e:	4b1e      	ldr	r3, [pc, #120]	@ (80033b8 <main+0x1ec0>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003346:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 8003348:	4b1c      	ldr	r3, [pc, #112]	@ (80033bc <main+0x1ec4>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	4b1b      	ldr	r3, [pc, #108]	@ (80033bc <main+0x1ec4>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003356:	615a      	str	r2, [r3, #20]

		//Ensure the DUMP solenoid is not dumping
		CH1_ARM.port->ODR |= (CH1_Arm);
 8003358:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <main+0x1ec8>)
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	4b18      	ldr	r3, [pc, #96]	@ (80033c0 <main+0x1ec8>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003366:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= (CH1_Operate);
 8003368:	4b16      	ldr	r3, [pc, #88]	@ (80033c4 <main+0x1ecc>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <main+0x1ecc>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003376:	615a      	str	r2, [r3, #20]


		//Spark Generation Enable Relay

		 CH4_ARM.port->ODR |= (CH4_Arm);
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <main+0x1ed0>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	4b12      	ldr	r3, [pc, #72]	@ (80033c8 <main+0x1ed0>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003386:	615a      	str	r2, [r3, #20]
		 CH4_OP.port->ODR |= (CH4_Operate);
 8003388:	4b10      	ldr	r3, [pc, #64]	@ (80033cc <main+0x1ed4>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	4b0f      	ldr	r3, [pc, #60]	@ (80033cc <main+0x1ed4>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003396:	615a      	str	r2, [r3, #20]


		//Manually removes "ignition" state bit from last read LoRa packet info
		//state &= ~(0x02 <<2); //this if more so for remote control 0bxxxx11xx become 0
		switch_case_state = 0;
 8003398:	4b0d      	ldr	r3, [pc, #52]	@ (80033d0 <main+0x1ed8>)
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
		//turns of the ignite state once done!
		//state cannot be triggered more than once sequentially!
		//__enable_irq();
		break;
 800339e:	bf00      	nop
 80033a0:	f7fe bcb3 	b.w	8001d0a <main+0x812>
	switch(switch_case_state){
 80033a4:	f7fe bcb1 	b.w	8001d0a <main+0x812>
 80033a8:	20000360 	.word	0x20000360
 80033ac:	200001c8 	.word	0x200001c8
 80033b0:	200001b0 	.word	0x200001b0
 80033b4:	20000348 	.word	0x20000348
 80033b8:	20000210 	.word	0x20000210
 80033bc:	200001f8 	.word	0x200001f8
 80033c0:	20000180 	.word	0x20000180
 80033c4:	20000168 	.word	0x20000168
 80033c8:	20000258 	.word	0x20000258
 80033cc:	20000240 	.word	0x20000240
 80033d0:	200000c0 	.word	0x200000c0

080033d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
 **/
void SystemClock_Config(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b094      	sub	sp, #80	@ 0x50
 80033d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033da:	f107 0320 	add.w	r3, r7, #32
 80033de:	2230      	movs	r2, #48	@ 0x30
 80033e0:	2100      	movs	r1, #0
 80033e2:	4618      	mov	r0, r3
 80033e4:	f002 ff12 	bl	800620c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033e8:	f107 030c 	add.w	r3, r7, #12
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	605a      	str	r2, [r3, #4]
 80033f2:	609a      	str	r2, [r3, #8]
 80033f4:	60da      	str	r2, [r3, #12]
 80033f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033f8:	2300      	movs	r3, #0
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	4b2b      	ldr	r3, [pc, #172]	@ (80034ac <SystemClock_Config+0xd8>)
 80033fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003400:	4a2a      	ldr	r2, [pc, #168]	@ (80034ac <SystemClock_Config+0xd8>)
 8003402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003406:	6413      	str	r3, [r2, #64]	@ 0x40
 8003408:	4b28      	ldr	r3, [pc, #160]	@ (80034ac <SystemClock_Config+0xd8>)
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003414:	2300      	movs	r3, #0
 8003416:	607b      	str	r3, [r7, #4]
 8003418:	4b25      	ldr	r3, [pc, #148]	@ (80034b0 <SystemClock_Config+0xdc>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a24      	ldr	r2, [pc, #144]	@ (80034b0 <SystemClock_Config+0xdc>)
 800341e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b22      	ldr	r3, [pc, #136]	@ (80034b0 <SystemClock_Config+0xdc>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003430:	2302      	movs	r3, #2
 8003432:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003434:	2301      	movs	r3, #1
 8003436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003438:	2310      	movs	r3, #16
 800343a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800343c:	2302      	movs	r3, #2
 800343e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003440:	2300      	movs	r3, #0
 8003442:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003444:	2308      	movs	r3, #8
 8003446:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003448:	23b4      	movs	r3, #180	@ 0xb4
 800344a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800344c:	2302      	movs	r3, #2
 800344e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003450:	2304      	movs	r3, #4
 8003452:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003454:	f107 0320 	add.w	r3, r7, #32
 8003458:	4618      	mov	r0, r3
 800345a:	f002 fa93 	bl	8005984 <HAL_RCC_OscConfig>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003464:	f000 fbb4 	bl	8003bd0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003468:	f002 fa3c 	bl	80058e4 <HAL_PWREx_EnableOverDrive>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003472:	f000 fbad 	bl	8003bd0 <Error_Handler>
  }

  // Initializes the CPU, AHB and APB buses clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003476:	230f      	movs	r3, #15
 8003478:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800347a:	2302      	movs	r3, #2
 800347c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003482:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003486:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003488:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800348c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800348e:	f107 030c 	add.w	r3, r7, #12
 8003492:	2105      	movs	r1, #5
 8003494:	4618      	mov	r0, r3
 8003496:	f002 fced 	bl	8005e74 <HAL_RCC_ClockConfig>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80034a0:	f000 fb96 	bl	8003bd0 <Error_Handler>
  }
}
 80034a4:	bf00      	nop
 80034a6:	3750      	adds	r7, #80	@ 0x50
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40007000 	.word	0x40007000

080034b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b08d      	sub	sp, #52	@ 0x34
 80034b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ba:	f107 031c 	add.w	r3, r7, #28
 80034be:	2200      	movs	r2, #0
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	605a      	str	r2, [r3, #4]
 80034c4:	609a      	str	r2, [r3, #8]
 80034c6:	60da      	str	r2, [r3, #12]
 80034c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	4a2b      	ldr	r2, [pc, #172]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034d4:	f043 0304 	orr.w	r3, r3, #4
 80034d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034da:	4b29      	ldr	r3, [pc, #164]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	4b25      	ldr	r3, [pc, #148]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	4a24      	ldr	r2, [pc, #144]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034f0:	f043 0320 	orr.w	r3, r3, #32
 80034f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034f6:	4b22      	ldr	r3, [pc, #136]	@ (8003580 <MX_GPIO_Init+0xcc>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	f003 0320 	and.w	r3, r3, #32
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
 8003506:	4b1e      	ldr	r3, [pc, #120]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350a:	4a1d      	ldr	r2, [pc, #116]	@ (8003580 <MX_GPIO_Init+0xcc>)
 800350c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003510:	6313      	str	r3, [r2, #48]	@ 0x30
 8003512:	4b1b      	ldr	r3, [pc, #108]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351a:	613b      	str	r3, [r7, #16]
 800351c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	4b17      	ldr	r3, [pc, #92]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	4a16      	ldr	r2, [pc, #88]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6313      	str	r3, [r2, #48]	@ 0x30
 800352e:	4b14      	ldr	r3, [pc, #80]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	4b10      	ldr	r3, [pc, #64]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	4a0f      	ldr	r2, [pc, #60]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003548:	6313      	str	r3, [r2, #48]	@ 0x30
 800354a:	4b0d      	ldr	r3, [pc, #52]	@ (8003580 <MX_GPIO_Init+0xcc>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003556:	2300      	movs	r3, #0
 8003558:	607b      	str	r3, [r7, #4]
 800355a:	4b09      	ldr	r3, [pc, #36]	@ (8003580 <MX_GPIO_Init+0xcc>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355e:	4a08      	ldr	r2, [pc, #32]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003560:	f043 0302 	orr.w	r3, r3, #2
 8003564:	6313      	str	r3, [r2, #48]	@ 0x30
 8003566:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <MX_GPIO_Init+0xcc>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	607b      	str	r3, [r7, #4]
 8003570:	687b      	ldr	r3, [r7, #4]

}
 8003572:	bf00      	nop
 8003574:	3734      	adds	r7, #52	@ 0x34
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40023800 	.word	0x40023800

08003584 <MX_I2C2_Init>:


/* USER CODE BEGIN 4 */

static void MX_I2C2_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003588:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <MX_I2C2_Init+0x74>)
 800358a:	4a1c      	ldr	r2, [pc, #112]	@ (80035fc <MX_I2C2_Init+0x78>)
 800358c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800358e:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <MX_I2C2_Init+0x74>)
 8003590:	4a1b      	ldr	r2, [pc, #108]	@ (8003600 <MX_I2C2_Init+0x7c>)
 8003592:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003594:	4b18      	ldr	r3, [pc, #96]	@ (80035f8 <MX_I2C2_Init+0x74>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800359a:	4b17      	ldr	r3, [pc, #92]	@ (80035f8 <MX_I2C2_Init+0x74>)
 800359c:	2200      	movs	r2, #0
 800359e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035a0:	4b15      	ldr	r3, [pc, #84]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035a8:	4b13      	ldr	r3, [pc, #76]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80035ae:	4b12      	ldr	r3, [pc, #72]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035b4:	4b10      	ldr	r3, [pc, #64]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035ba:	4b0f      	ldr	r3, [pc, #60]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035bc:	2200      	movs	r2, #0
 80035be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80035c0:	480d      	ldr	r0, [pc, #52]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035c2:	f001 f919 	bl	80047f8 <HAL_I2C_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80035cc:	f000 fb00 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035d0:	2100      	movs	r1, #0
 80035d2:	4809      	ldr	r0, [pc, #36]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035d4:	f002 f90a 	bl	80057ec <HAL_I2CEx_ConfigAnalogFilter>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80035de:	f000 faf7 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80035e2:	2100      	movs	r1, #0
 80035e4:	4804      	ldr	r0, [pc, #16]	@ (80035f8 <MX_I2C2_Init+0x74>)
 80035e6:	f002 f93d 	bl	8005864 <HAL_I2CEx_ConfigDigitalFilter>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80035f0:	f000 faee 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80035f4:	bf00      	nop
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	2000006c 	.word	0x2000006c
 80035fc:	40005800 	.word	0x40005800
 8003600:	000186a0 	.word	0x000186a0

08003604 <TIM1_UP_TIM10_IRQHandler>:
  /** Configure Digital filter
  */


void TIM1_UP_TIM10_IRQHandler(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
	hardware_timer_count++;
 8003608:	4b32      	ldr	r3, [pc, #200]	@ (80036d4 <TIM1_UP_TIM10_IRQHandler+0xd0>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	3301      	adds	r3, #1
 800360e:	b2da      	uxtb	r2, r3
 8003610:	4b30      	ldr	r3, [pc, #192]	@ (80036d4 <TIM1_UP_TIM10_IRQHandler+0xd0>)
 8003612:	701a      	strb	r2, [r3, #0]
	if(hardware_timer_count<5)
 8003614:	4b2f      	ldr	r3, [pc, #188]	@ (80036d4 <TIM1_UP_TIM10_IRQHandler+0xd0>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b04      	cmp	r3, #4
 800361a:	d806      	bhi.n	800362a <TIM1_UP_TIM10_IRQHandler+0x26>
	{
		   //Hardware Timer interrupt callback for LoRa RX
			TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
 800361c:	4b2e      	ldr	r3, [pc, #184]	@ (80036d8 <TIM1_UP_TIM10_IRQHandler+0xd4>)
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	4a2d      	ldr	r2, [pc, #180]	@ (80036d8 <TIM1_UP_TIM10_IRQHandler+0xd4>)
 8003622:	f023 0301 	bic.w	r3, r3, #1
 8003626:	6113      	str	r3, [r2, #16]

		state &= ~0xFE; //0b11111110: all bits are bit-masked 0 except for system on
		hardware_timer_count = 0;
		TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
	}
}
 8003628:	e04f      	b.n	80036ca <TIM1_UP_TIM10_IRQHandler+0xc6>
		CH3_ARM.port->ODR &= ~(CH3_Arm);
 800362a:	4b2c      	ldr	r3, [pc, #176]	@ (80036dc <TIM1_UP_TIM10_IRQHandler+0xd8>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	4b2a      	ldr	r3, [pc, #168]	@ (80036dc <TIM1_UP_TIM10_IRQHandler+0xd8>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003638:	615a      	str	r2, [r3, #20]
		CH3_OP.port->ODR &= ~(CH3_Operate);
 800363a:	4b29      	ldr	r3, [pc, #164]	@ (80036e0 <TIM1_UP_TIM10_IRQHandler+0xdc>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	695a      	ldr	r2, [r3, #20]
 8003640:	4b27      	ldr	r3, [pc, #156]	@ (80036e0 <TIM1_UP_TIM10_IRQHandler+0xdc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003648:	615a      	str	r2, [r3, #20]
		led_n2o.port->ODR &= ~(N2O_LED);
 800364a:	4b26      	ldr	r3, [pc, #152]	@ (80036e4 <TIM1_UP_TIM10_IRQHandler+0xe0>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	695a      	ldr	r2, [r3, #20]
 8003650:	4b24      	ldr	r3, [pc, #144]	@ (80036e4 <TIM1_UP_TIM10_IRQHandler+0xe0>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f022 0220 	bic.w	r2, r2, #32
 8003658:	615a      	str	r2, [r3, #20]
		led_o2.port->ODR &= ~(O2_LED);
 800365a:	4b23      	ldr	r3, [pc, #140]	@ (80036e8 <TIM1_UP_TIM10_IRQHandler+0xe4>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	695a      	ldr	r2, [r3, #20]
 8003660:	4b21      	ldr	r3, [pc, #132]	@ (80036e8 <TIM1_UP_TIM10_IRQHandler+0xe4>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003668:	615a      	str	r2, [r3, #20]
		CH2_ARM.port->ODR &= ~(CH2_Arm);
 800366a:	4b20      	ldr	r3, [pc, #128]	@ (80036ec <TIM1_UP_TIM10_IRQHandler+0xe8>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	695a      	ldr	r2, [r3, #20]
 8003670:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <TIM1_UP_TIM10_IRQHandler+0xe8>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003678:	615a      	str	r2, [r3, #20]
		CH2_OP.port->ODR &= ~(CH2_Operate);
 800367a:	4b1d      	ldr	r3, [pc, #116]	@ (80036f0 <TIM1_UP_TIM10_IRQHandler+0xec>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	4b1b      	ldr	r3, [pc, #108]	@ (80036f0 <TIM1_UP_TIM10_IRQHandler+0xec>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003688:	615a      	str	r2, [r3, #20]
		CH1_ARM.port->ODR |= CH1_Arm;
 800368a:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <TIM1_UP_TIM10_IRQHandler+0xf0>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	695a      	ldr	r2, [r3, #20]
 8003690:	4b18      	ldr	r3, [pc, #96]	@ (80036f4 <TIM1_UP_TIM10_IRQHandler+0xf0>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003698:	615a      	str	r2, [r3, #20]
		CH1_OP.port->ODR |= CH1_Operate;
 800369a:	4b17      	ldr	r3, [pc, #92]	@ (80036f8 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	695a      	ldr	r2, [r3, #20]
 80036a0:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036a8:	615a      	str	r2, [r3, #20]
		state &= ~0xFE; //0b11111110: all bits are bit-masked 0 except for system on
 80036aa:	4b14      	ldr	r3, [pc, #80]	@ (80036fc <TIM1_UP_TIM10_IRQHandler+0xf8>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <TIM1_UP_TIM10_IRQHandler+0xf8>)
 80036b6:	701a      	strb	r2, [r3, #0]
		hardware_timer_count = 0;
 80036b8:	4b06      	ldr	r3, [pc, #24]	@ (80036d4 <TIM1_UP_TIM10_IRQHandler+0xd0>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	701a      	strb	r2, [r3, #0]
		TIM1->SR &= ~(TIM_SR_UIF); //clears UIF register
 80036be:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <TIM1_UP_TIM10_IRQHandler+0xd4>)
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	4a05      	ldr	r2, [pc, #20]	@ (80036d8 <TIM1_UP_TIM10_IRQHandler+0xd4>)
 80036c4:	f023 0301 	bic.w	r3, r3, #1
 80036c8:	6113      	str	r3, [r2, #16]
}
 80036ca:	bf00      	nop
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	200000c6 	.word	0x200000c6
 80036d8:	40010000 	.word	0x40010000
 80036dc:	20000210 	.word	0x20000210
 80036e0:	200001f8 	.word	0x200001f8
 80036e4:	20000348 	.word	0x20000348
 80036e8:	20000360 	.word	0x20000360
 80036ec:	200001c8 	.word	0x200001c8
 80036f0:	200001b0 	.word	0x200001b0
 80036f4:	20000180 	.word	0x20000180
 80036f8:	20000168 	.word	0x20000168
 80036fc:	200000c1 	.word	0x200000c1

08003700 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
	HAL_Delay(2); //200us delay to prevent debouncing
 8003704:	2002      	movs	r0, #2
 8003706:	f000 fdc1 	bl	800428c <HAL_Delay>
   	if(EXTI->PR & EXTI_PR_PR1) //if the rising edge has been detected by pin 2
 800370a:	4b13      	ldr	r3, [pc, #76]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d01d      	beq.n	8003752 <EXTI1_IRQHandler+0x52>
   	{
   		EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 8003716:	4b10      	ldr	r3, [pc, #64]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	4a0f      	ldr	r2, [pc, #60]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 800371c:	f023 0302 	bic.w	r3, r3, #2
 8003720:	6153      	str	r3, [r2, #20]
   		if((local_control_SW.port->IDR & LOCAL_CONTROL_SW) == LOCAL_CONTROL_SW)
 8003722:	4b0e      	ldr	r3, [pc, #56]	@ (800375c <EXTI1_IRQHandler+0x5c>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800372c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003730:	d109      	bne.n	8003746 <EXTI1_IRQHandler+0x46>
   		{
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 8003732:	4b09      	ldr	r3, [pc, #36]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	4a08      	ldr	r2, [pc, #32]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 8003738:	f023 0302 	bic.w	r3, r3, #2
 800373c:	6153      	str	r3, [r2, #20]
			dump_flag = 1; //tells program manual dump flag has been set!
 800373e:	4b08      	ldr	r3, [pc, #32]	@ (8003760 <EXTI1_IRQHandler+0x60>)
 8003740:	2201      	movs	r2, #1
 8003742:	701a      	strb	r2, [r3, #0]
   		else
   		{
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
   		}
   	}
}
 8003744:	e005      	b.n	8003752 <EXTI1_IRQHandler+0x52>
   			EXTI->PR &= ~EXTI_PR_PR1; //resets the flag
 8003746:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	4a03      	ldr	r2, [pc, #12]	@ (8003758 <EXTI1_IRQHandler+0x58>)
 800374c:	f023 0302 	bic.w	r3, r3, #2
 8003750:	6153      	str	r3, [r2, #20]
}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40013c00 	.word	0x40013c00
 800375c:	20000420 	.word	0x20000420
 8003760:	200000c7 	.word	0x200000c7

08003764 <EXTI3_IRQHandler>:


//ambient temperature alert!
void EXTI3_IRQHandler(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  	if(EXTI->PR & EXTI_PR_PR3) //if the rising edge has been detected by pin 2
 8003768:	4b08      	ldr	r3, [pc, #32]	@ (800378c <EXTI3_IRQHandler+0x28>)
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	f003 0308 	and.w	r3, r3, #8
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <EXTI3_IRQHandler+0x1c>
  	{
  		EXTI->PR &= ~EXTI_PR_PR3; //resets the flag
 8003774:	4b05      	ldr	r3, [pc, #20]	@ (800378c <EXTI3_IRQHandler+0x28>)
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	4a04      	ldr	r2, [pc, #16]	@ (800378c <EXTI3_IRQHandler+0x28>)
 800377a:	f023 0308 	bic.w	r3, r3, #8
 800377e:	6153      	str	r3, [r2, #20]
  		//do something here
  	}
}
 8003780:	bf00      	nop
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40013c00 	.word	0x40013c00

08003790 <EXTI9_5_IRQHandler>:



// LoRa DIO Interrupt
void EXTI9_5_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
	   *  5) Proceed
	   */
	//  test_rx_interrupt++;
	 // uint8_t transmit_state = 0;
 	// SX1272_clearIRQ(&lora, SX1272_LORA_IRQ_RXDONE);
	EXTI->PR &= ~0x1F0; //resets the flag
 8003794:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <EXTI9_5_IRQHandler+0x20>)
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	4a05      	ldr	r2, [pc, #20]	@ (80037b0 <EXTI9_5_IRQHandler+0x20>)
 800379a:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 800379e:	6153      	str	r3, [r2, #20]
	triggerRX= true;
 80037a0:	4b04      	ldr	r3, [pc, #16]	@ (80037b4 <EXTI9_5_IRQHandler+0x24>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	701a      	strb	r2, [r3, #0]
	__NVIC_DisableIRQ(EXTI9_5_IRQn); //uncomment after testing!!
 80037a6:	2017      	movs	r0, #23
 80037a8:	f7fd fe58 	bl	800145c <__NVIC_DisableIRQ>

}
 80037ac:	bf00      	nop
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40013c00 	.word	0x40013c00
 80037b4:	200000ca 	.word	0x200000ca

080037b8 <RX_Receive>:

void RX_Receive(void)
{
 80037b8:	b5b0      	push	{r4, r5, r7, lr}
 80037ba:	b08a      	sub	sp, #40	@ 0x28
 80037bc:	af00      	add	r7, sp, #0
	//__disable_irq(); //uncomment after testing!!
	__NVIC_DisableIRQ(EXTI9_5_IRQn); //uncomment after testing!!
 80037be:	2017      	movs	r0, #23
 80037c0:	f7fd fe4c 	bl	800145c <__NVIC_DisableIRQ>
	//__NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); //Disable IQR for LoRa Hardware Timer

	HAL_Delay(350); //important!!
 80037c4:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 80037c8:	f000 fd60 	bl	800428c <HAL_Delay>


	bool RX_result = SX1272_readReceive(&lora, pointerdata, LORA_MSG_LENGTH);
 80037cc:	2220      	movs	r2, #32
 80037ce:	4977      	ldr	r1, [pc, #476]	@ (80039ac <RX_Receive+0x1f4>)
 80037d0:	4877      	ldr	r0, [pc, #476]	@ (80039b0 <RX_Receive+0x1f8>)
 80037d2:	f7fd fd6e 	bl	80012b2 <SX1272_readReceive>
 80037d6:	4603      	mov	r3, r0
 80037d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	triggerRX = false;
 80037dc:	4b75      	ldr	r3, [pc, #468]	@ (80039b4 <RX_Receive+0x1fc>)
 80037de:	2200      	movs	r2, #0
 80037e0:	701a      	strb	r2, [r3, #0]
	GSE_Command.id= pointerdata[0];
 80037e2:	4b72      	ldr	r3, [pc, #456]	@ (80039ac <RX_Receive+0x1f4>)
 80037e4:	781a      	ldrb	r2, [r3, #0]
 80037e6:	4b74      	ldr	r3, [pc, #464]	@ (80039b8 <RX_Receive+0x200>)
 80037e8:	701a      	strb	r2, [r3, #0]
	GSE_Command.data[0]= pointerdata[1];
 80037ea:	4b70      	ldr	r3, [pc, #448]	@ (80039ac <RX_Receive+0x1f4>)
 80037ec:	785a      	ldrb	r2, [r3, #1]
 80037ee:	4b72      	ldr	r3, [pc, #456]	@ (80039b8 <RX_Receive+0x200>)
 80037f0:	705a      	strb	r2, [r3, #1]
	GSE_Command.data[1]= pointerdata[2];
 80037f2:	4b6e      	ldr	r3, [pc, #440]	@ (80039ac <RX_Receive+0x1f4>)
 80037f4:	789a      	ldrb	r2, [r3, #2]
 80037f6:	4b70      	ldr	r3, [pc, #448]	@ (80039b8 <RX_Receive+0x200>)
 80037f8:	709a      	strb	r2, [r3, #2]


	if(GSE_Command.id != 0x02)
 80037fa:	4b6f      	ldr	r3, [pc, #444]	@ (80039b8 <RX_Receive+0x200>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d00a      	beq.n	8003818 <RX_Receive+0x60>
	{
		lora_error = ERROR_INVALID_PACKET_ID;
 8003802:	4b6e      	ldr	r3, [pc, #440]	@ (80039bc <RX_Receive+0x204>)
 8003804:	2201      	movs	r2, #1
 8003806:	701a      	strb	r2, [r3, #0]
		hardware_timer_count++;
 8003808:	4b6d      	ldr	r3, [pc, #436]	@ (80039c0 <RX_Receive+0x208>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	3301      	adds	r3, #1
 800380e:	b2da      	uxtb	r2, r3
 8003810:	4b6b      	ldr	r3, [pc, #428]	@ (80039c0 <RX_Receive+0x208>)
 8003812:	701a      	strb	r2, [r3, #0]
		__asm("NOP");
 8003814:	bf00      	nop
		__asm("NOP");
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
	}


}
 8003816:	e1bf      	b.n	8003b98 <RX_Receive+0x3e0>
	else if ((GSE_Command.data[0] & GSE_Command.data[1]) == 0x00)
 8003818:	4b67      	ldr	r3, [pc, #412]	@ (80039b8 <RX_Receive+0x200>)
 800381a:	785a      	ldrb	r2, [r3, #1]
 800381c:	4b66      	ldr	r3, [pc, #408]	@ (80039b8 <RX_Receive+0x200>)
 800381e:	789b      	ldrb	r3, [r3, #2]
 8003820:	4013      	ands	r3, r2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	f040 81aa 	bne.w	8003b7e <RX_Receive+0x3c6>
		led_power.port->ODR |= PWR_LED; //Turn ON LED
 800382a:	4b66      	ldr	r3, [pc, #408]	@ (80039c4 <RX_Receive+0x20c>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	4b64      	ldr	r3, [pc, #400]	@ (80039c4 <RX_Receive+0x20c>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f042 0201 	orr.w	r2, r2, #1
 8003838:	615a      	str	r2, [r3, #20]
		lora_error_test++;
 800383a:	4b63      	ldr	r3, [pc, #396]	@ (80039c8 <RX_Receive+0x210>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	b2da      	uxtb	r2, r3
 8003842:	4b61      	ldr	r3, [pc, #388]	@ (80039c8 <RX_Receive+0x210>)
 8003844:	701a      	strb	r2, [r3, #0]
		state = GSE_Command.data[0];
 8003846:	4b5c      	ldr	r3, [pc, #368]	@ (80039b8 <RX_Receive+0x200>)
 8003848:	785a      	ldrb	r2, [r3, #1]
 800384a:	4b60      	ldr	r3, [pc, #384]	@ (80039cc <RX_Receive+0x214>)
 800384c:	701a      	strb	r2, [r3, #0]
		hardware_timer_count = 0;
 800384e:	4b5c      	ldr	r3, [pc, #368]	@ (80039c0 <RX_Receive+0x208>)
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
		uint8_t transmit_state = 0;
 8003854:	2300      	movs	r3, #0
 8003856:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		switch(TX_Packet_Flag)
 800385a:	4b5d      	ldr	r3, [pc, #372]	@ (80039d0 <RX_Receive+0x218>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <RX_Receive+0xb2>
 8003862:	2b01      	cmp	r3, #1
 8003864:	f000 80c6 	beq.w	80039f4 <RX_Receive+0x23c>
 8003868:	e158      	b.n	8003b1c <RX_Receive+0x364>
				packet = Dummy_Transmit();
 800386a:	4c5a      	ldr	r4, [pc, #360]	@ (80039d4 <RX_Receive+0x21c>)
 800386c:	463b      	mov	r3, r7
 800386e:	4618      	mov	r0, r3
 8003870:	f7fd fbe6 	bl	8001040 <Dummy_Transmit>
 8003874:	4625      	mov	r5, r4
 8003876:	463c      	mov	r4, r7
 8003878:	6820      	ldr	r0, [r4, #0]
 800387a:	6861      	ldr	r1, [r4, #4]
 800387c:	68a2      	ldr	r2, [r4, #8]
 800387e:	68e3      	ldr	r3, [r4, #12]
 8003880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003882:	6920      	ldr	r0, [r4, #16]
 8003884:	6961      	ldr	r1, [r4, #20]
 8003886:	69a2      	ldr	r2, [r4, #24]
 8003888:	69e3      	ldr	r3, [r4, #28]
 800388a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
				packet.id = 0x06;
 800388c:	4b51      	ldr	r3, [pc, #324]	@ (80039d4 <RX_Receive+0x21c>)
 800388e:	2206      	movs	r2, #6
 8003890:	701a      	strb	r2, [r3, #0]
				packet.data[0] = GSE_Command.data[0];
 8003892:	4b49      	ldr	r3, [pc, #292]	@ (80039b8 <RX_Receive+0x200>)
 8003894:	785a      	ldrb	r2, [r3, #1]
 8003896:	4b4f      	ldr	r3, [pc, #316]	@ (80039d4 <RX_Receive+0x21c>)
 8003898:	705a      	strb	r2, [r3, #1]
				floatPtr = (uint8_t *) &TRANSDUCER_1.read_value_bar;
 800389a:	4b4f      	ldr	r3, [pc, #316]	@ (80039d8 <RX_Receive+0x220>)
 800389c:	623b      	str	r3, [r7, #32]
				packet.data[1] = floatPtr[3];
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	78da      	ldrb	r2, [r3, #3]
 80038a2:	4b4c      	ldr	r3, [pc, #304]	@ (80039d4 <RX_Receive+0x21c>)
 80038a4:	709a      	strb	r2, [r3, #2]
				packet.data[2] = floatPtr[2];
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	789a      	ldrb	r2, [r3, #2]
 80038aa:	4b4a      	ldr	r3, [pc, #296]	@ (80039d4 <RX_Receive+0x21c>)
 80038ac:	70da      	strb	r2, [r3, #3]
				packet.data[3] = floatPtr[1];
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	785a      	ldrb	r2, [r3, #1]
 80038b2:	4b48      	ldr	r3, [pc, #288]	@ (80039d4 <RX_Receive+0x21c>)
 80038b4:	711a      	strb	r2, [r3, #4]
				packet.data[4] = floatPtr[0];
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	781a      	ldrb	r2, [r3, #0]
 80038ba:	4b46      	ldr	r3, [pc, #280]	@ (80039d4 <RX_Receive+0x21c>)
 80038bc:	715a      	strb	r2, [r3, #5]
				floatPtr = (uint8_t *) &TRANSDUCER_2.read_value_bar;
 80038be:	4b47      	ldr	r3, [pc, #284]	@ (80039dc <RX_Receive+0x224>)
 80038c0:	623b      	str	r3, [r7, #32]
				packet.data[5] = floatPtr[3];
 80038c2:	6a3b      	ldr	r3, [r7, #32]
 80038c4:	78da      	ldrb	r2, [r3, #3]
 80038c6:	4b43      	ldr	r3, [pc, #268]	@ (80039d4 <RX_Receive+0x21c>)
 80038c8:	719a      	strb	r2, [r3, #6]
				packet.data[6] = floatPtr[2];
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	789a      	ldrb	r2, [r3, #2]
 80038ce:	4b41      	ldr	r3, [pc, #260]	@ (80039d4 <RX_Receive+0x21c>)
 80038d0:	71da      	strb	r2, [r3, #7]
				packet.data[7] = floatPtr[1];
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	785a      	ldrb	r2, [r3, #1]
 80038d6:	4b3f      	ldr	r3, [pc, #252]	@ (80039d4 <RX_Receive+0x21c>)
 80038d8:	721a      	strb	r2, [r3, #8]
				packet.data[8] = floatPtr[0];
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	4b3d      	ldr	r3, [pc, #244]	@ (80039d4 <RX_Receive+0x21c>)
 80038e0:	725a      	strb	r2, [r3, #9]
				floatPtr = (uint8_t *) &TRANSDUCER_3.read_value_bar;
 80038e2:	4b3f      	ldr	r3, [pc, #252]	@ (80039e0 <RX_Receive+0x228>)
 80038e4:	623b      	str	r3, [r7, #32]
				packet.data[9] = floatPtr[3];
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	78da      	ldrb	r2, [r3, #3]
 80038ea:	4b3a      	ldr	r3, [pc, #232]	@ (80039d4 <RX_Receive+0x21c>)
 80038ec:	729a      	strb	r2, [r3, #10]
				packet.data[10] = floatPtr[2];
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	789a      	ldrb	r2, [r3, #2]
 80038f2:	4b38      	ldr	r3, [pc, #224]	@ (80039d4 <RX_Receive+0x21c>)
 80038f4:	72da      	strb	r2, [r3, #11]
				packet.data[11] = floatPtr[1];
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	785a      	ldrb	r2, [r3, #1]
 80038fa:	4b36      	ldr	r3, [pc, #216]	@ (80039d4 <RX_Receive+0x21c>)
 80038fc:	731a      	strb	r2, [r3, #12]
				packet.data[12] = floatPtr[0];
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	781a      	ldrb	r2, [r3, #0]
 8003902:	4b34      	ldr	r3, [pc, #208]	@ (80039d4 <RX_Receive+0x21c>)
 8003904:	735a      	strb	r2, [r3, #13]
				floatPtr = (uint8_t *) &THERMOCOUPLE_1.temp;
 8003906:	4b37      	ldr	r3, [pc, #220]	@ (80039e4 <RX_Receive+0x22c>)
 8003908:	623b      	str	r3, [r7, #32]
				packet.data[13] = floatPtr[3];
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	78da      	ldrb	r2, [r3, #3]
 800390e:	4b31      	ldr	r3, [pc, #196]	@ (80039d4 <RX_Receive+0x21c>)
 8003910:	739a      	strb	r2, [r3, #14]
				packet.data[14] = floatPtr[2];
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	789a      	ldrb	r2, [r3, #2]
 8003916:	4b2f      	ldr	r3, [pc, #188]	@ (80039d4 <RX_Receive+0x21c>)
 8003918:	73da      	strb	r2, [r3, #15]
				packet.data[15] = floatPtr[1];
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	785a      	ldrb	r2, [r3, #1]
 800391e:	4b2d      	ldr	r3, [pc, #180]	@ (80039d4 <RX_Receive+0x21c>)
 8003920:	741a      	strb	r2, [r3, #16]
				packet.data[16] = floatPtr[0];
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	781a      	ldrb	r2, [r3, #0]
 8003926:	4b2b      	ldr	r3, [pc, #172]	@ (80039d4 <RX_Receive+0x21c>)
 8003928:	745a      	strb	r2, [r3, #17]
				floatPtr = (uint8_t *) &THERMOCOUPLE_2.temp;
 800392a:	4b2f      	ldr	r3, [pc, #188]	@ (80039e8 <RX_Receive+0x230>)
 800392c:	623b      	str	r3, [r7, #32]
				packet.data[17] = floatPtr[3];
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	78da      	ldrb	r2, [r3, #3]
 8003932:	4b28      	ldr	r3, [pc, #160]	@ (80039d4 <RX_Receive+0x21c>)
 8003934:	749a      	strb	r2, [r3, #18]
				packet.data[18] = floatPtr[2];
 8003936:	6a3b      	ldr	r3, [r7, #32]
 8003938:	789a      	ldrb	r2, [r3, #2]
 800393a:	4b26      	ldr	r3, [pc, #152]	@ (80039d4 <RX_Receive+0x21c>)
 800393c:	74da      	strb	r2, [r3, #19]
				packet.data[19] = floatPtr[1];
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	785a      	ldrb	r2, [r3, #1]
 8003942:	4b24      	ldr	r3, [pc, #144]	@ (80039d4 <RX_Receive+0x21c>)
 8003944:	751a      	strb	r2, [r3, #20]
				packet.data[20] = floatPtr[0];
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	781a      	ldrb	r2, [r3, #0]
 800394a:	4b22      	ldr	r3, [pc, #136]	@ (80039d4 <RX_Receive+0x21c>)
 800394c:	755a      	strb	r2, [r3, #21]
				floatPtr = (uint8_t *) &THERMOCOUPLE_3.temp;
 800394e:	4b27      	ldr	r3, [pc, #156]	@ (80039ec <RX_Receive+0x234>)
 8003950:	623b      	str	r3, [r7, #32]
				packet.data[21] = floatPtr[3];
 8003952:	6a3b      	ldr	r3, [r7, #32]
 8003954:	78da      	ldrb	r2, [r3, #3]
 8003956:	4b1f      	ldr	r3, [pc, #124]	@ (80039d4 <RX_Receive+0x21c>)
 8003958:	759a      	strb	r2, [r3, #22]
				packet.data[22] = floatPtr[2];
 800395a:	6a3b      	ldr	r3, [r7, #32]
 800395c:	789a      	ldrb	r2, [r3, #2]
 800395e:	4b1d      	ldr	r3, [pc, #116]	@ (80039d4 <RX_Receive+0x21c>)
 8003960:	75da      	strb	r2, [r3, #23]
				packet.data[23] = floatPtr[1];
 8003962:	6a3b      	ldr	r3, [r7, #32]
 8003964:	785a      	ldrb	r2, [r3, #1]
 8003966:	4b1b      	ldr	r3, [pc, #108]	@ (80039d4 <RX_Receive+0x21c>)
 8003968:	761a      	strb	r2, [r3, #24]
				packet.data[24] = floatPtr[0];
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	4b19      	ldr	r3, [pc, #100]	@ (80039d4 <RX_Receive+0x21c>)
 8003970:	765a      	strb	r2, [r3, #25]
				floatPtr = (uint8_t *) &THERMOCOUPLE_4.temp;
 8003972:	4b1f      	ldr	r3, [pc, #124]	@ (80039f0 <RX_Receive+0x238>)
 8003974:	623b      	str	r3, [r7, #32]
				packet.data[25] = floatPtr[3];
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	78da      	ldrb	r2, [r3, #3]
 800397a:	4b16      	ldr	r3, [pc, #88]	@ (80039d4 <RX_Receive+0x21c>)
 800397c:	769a      	strb	r2, [r3, #26]
				packet.data[26] = floatPtr[2];
 800397e:	6a3b      	ldr	r3, [r7, #32]
 8003980:	789a      	ldrb	r2, [r3, #2]
 8003982:	4b14      	ldr	r3, [pc, #80]	@ (80039d4 <RX_Receive+0x21c>)
 8003984:	76da      	strb	r2, [r3, #27]
				packet.data[27] = floatPtr[1];
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	785a      	ldrb	r2, [r3, #1]
 800398a:	4b12      	ldr	r3, [pc, #72]	@ (80039d4 <RX_Receive+0x21c>)
 800398c:	771a      	strb	r2, [r3, #28]
				packet.data[28] = floatPtr[0];
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	781a      	ldrb	r2, [r3, #0]
 8003992:	4b10      	ldr	r3, [pc, #64]	@ (80039d4 <RX_Receive+0x21c>)
 8003994:	775a      	strb	r2, [r3, #29]
				packet.data[29] = 0x00;
 8003996:	4b0f      	ldr	r3, [pc, #60]	@ (80039d4 <RX_Receive+0x21c>)
 8003998:	2200      	movs	r2, #0
 800399a:	779a      	strb	r2, [r3, #30]
				packet.data[30] = 0x00;
 800399c:	4b0d      	ldr	r3, [pc, #52]	@ (80039d4 <RX_Receive+0x21c>)
 800399e:	2200      	movs	r2, #0
 80039a0:	77da      	strb	r2, [r3, #31]
			  	TX_Packet_Flag = 1;
 80039a2:	4b0b      	ldr	r3, [pc, #44]	@ (80039d0 <RX_Receive+0x218>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
				break;
 80039a8:	e0bb      	b.n	8003b22 <RX_Receive+0x36a>
 80039aa:	bf00      	nop
 80039ac:	200000cc 	.word	0x200000cc
 80039b0:	200000f0 	.word	0x200000f0
 80039b4:	200000ca 	.word	0x200000ca
 80039b8:	20000130 	.word	0x20000130
 80039bc:	200000c9 	.word	0x200000c9
 80039c0:	200000c6 	.word	0x200000c6
 80039c4:	200002e8 	.word	0x200002e8
 80039c8:	200000ec 	.word	0x200000ec
 80039cc:	200000c1 	.word	0x200000c1
 80039d0:	200000c8 	.word	0x200000c8
 80039d4:	20000110 	.word	0x20000110
 80039d8:	20000548 	.word	0x20000548
 80039dc:	20000554 	.word	0x20000554
 80039e0:	20000560 	.word	0x20000560
 80039e4:	20000010 	.word	0x20000010
 80039e8:	20000018 	.word	0x20000018
 80039ec:	20000020 	.word	0x20000020
 80039f0:	20000028 	.word	0x20000028
				packet = Dummy_Transmit();
 80039f4:	4c6a      	ldr	r4, [pc, #424]	@ (8003ba0 <RX_Receive+0x3e8>)
 80039f6:	463b      	mov	r3, r7
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fd fb21 	bl	8001040 <Dummy_Transmit>
 80039fe:	4625      	mov	r5, r4
 8003a00:	463c      	mov	r4, r7
 8003a02:	6820      	ldr	r0, [r4, #0]
 8003a04:	6861      	ldr	r1, [r4, #4]
 8003a06:	68a2      	ldr	r2, [r4, #8]
 8003a08:	68e3      	ldr	r3, [r4, #12]
 8003a0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a0c:	6920      	ldr	r0, [r4, #16]
 8003a0e:	6961      	ldr	r1, [r4, #20]
 8003a10:	69a2      	ldr	r2, [r4, #24]
 8003a12:	69e3      	ldr	r3, [r4, #28]
 8003a14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
				packet.id = 0x07;
 8003a16:	4b62      	ldr	r3, [pc, #392]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a18:	2207      	movs	r2, #7
 8003a1a:	701a      	strb	r2, [r3, #0]
				packet.data[0] = GSE_Command.data[0];
 8003a1c:	4b61      	ldr	r3, [pc, #388]	@ (8003ba4 <RX_Receive+0x3ec>)
 8003a1e:	785a      	ldrb	r2, [r3, #1]
 8003a20:	4b5f      	ldr	r3, [pc, #380]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a22:	705a      	strb	r2, [r3, #1]
				floatPtr = (uint8_t *) &SMD_TEMP_SENSE.temp;
 8003a24:	4b60      	ldr	r3, [pc, #384]	@ (8003ba8 <RX_Receive+0x3f0>)
 8003a26:	623b      	str	r3, [r7, #32]
				packet.data[1] = floatPtr[3];
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	78da      	ldrb	r2, [r3, #3]
 8003a2c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a2e:	709a      	strb	r2, [r3, #2]
				packet.data[2] = floatPtr[2];
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	789a      	ldrb	r2, [r3, #2]
 8003a34:	4b5a      	ldr	r3, [pc, #360]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a36:	70da      	strb	r2, [r3, #3]
				packet.data[3] = floatPtr[1];
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	785a      	ldrb	r2, [r3, #1]
 8003a3c:	4b58      	ldr	r3, [pc, #352]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a3e:	711a      	strb	r2, [r3, #4]
				packet.data[4] = floatPtr[0];
 8003a40:	6a3b      	ldr	r3, [r7, #32]
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	4b56      	ldr	r3, [pc, #344]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a46:	715a      	strb	r2, [r3, #5]
				packet.data[5] = 0x00;
 8003a48:	4b55      	ldr	r3, [pc, #340]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	719a      	strb	r2, [r3, #6]
				packet.data[6] = 0x00;
 8003a4e:	4b54      	ldr	r3, [pc, #336]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	71da      	strb	r2, [r3, #7]
				packet.data[7] = 0x00;
 8003a54:	4b52      	ldr	r3, [pc, #328]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	721a      	strb	r2, [r3, #8]
				packet.data[8] = 0x00;
 8003a5a:	4b51      	ldr	r3, [pc, #324]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	725a      	strb	r2, [r3, #9]
				floatPtr = (uint8_t *) &LOADCELL_1.read_value_weight;
 8003a60:	4b52      	ldr	r3, [pc, #328]	@ (8003bac <RX_Receive+0x3f4>)
 8003a62:	623b      	str	r3, [r7, #32]
				packet.data[9] = floatPtr[3];
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	78da      	ldrb	r2, [r3, #3]
 8003a68:	4b4d      	ldr	r3, [pc, #308]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a6a:	729a      	strb	r2, [r3, #10]
				packet.data[10] = floatPtr[2];
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	789a      	ldrb	r2, [r3, #2]
 8003a70:	4b4b      	ldr	r3, [pc, #300]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a72:	72da      	strb	r2, [r3, #11]
				packet.data[11] = floatPtr[1];
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	785a      	ldrb	r2, [r3, #1]
 8003a78:	4b49      	ldr	r3, [pc, #292]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a7a:	731a      	strb	r2, [r3, #12]
				packet.data[12] = floatPtr[0];
 8003a7c:	6a3b      	ldr	r3, [r7, #32]
 8003a7e:	781a      	ldrb	r2, [r3, #0]
 8003a80:	4b47      	ldr	r3, [pc, #284]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a82:	735a      	strb	r2, [r3, #13]
				floatPtr = (uint8_t *) &LOADCELL_2.read_value_weight;
 8003a84:	4b4a      	ldr	r3, [pc, #296]	@ (8003bb0 <RX_Receive+0x3f8>)
 8003a86:	623b      	str	r3, [r7, #32]
				packet.data[13] = floatPtr[3];
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	78da      	ldrb	r2, [r3, #3]
 8003a8c:	4b44      	ldr	r3, [pc, #272]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a8e:	739a      	strb	r2, [r3, #14]
				packet.data[14] = floatPtr[2];
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	789a      	ldrb	r2, [r3, #2]
 8003a94:	4b42      	ldr	r3, [pc, #264]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a96:	73da      	strb	r2, [r3, #15]
				packet.data[15] = floatPtr[1];
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	785a      	ldrb	r2, [r3, #1]
 8003a9c:	4b40      	ldr	r3, [pc, #256]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003a9e:	741a      	strb	r2, [r3, #16]
				packet.data[16] = floatPtr[0];
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	781a      	ldrb	r2, [r3, #0]
 8003aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003aa6:	745a      	strb	r2, [r3, #17]
				floatPtr = (uint8_t *) &LOADCELL_3.read_value_weight;
 8003aa8:	4b42      	ldr	r3, [pc, #264]	@ (8003bb4 <RX_Receive+0x3fc>)
 8003aaa:	623b      	str	r3, [r7, #32]
				packet.data[17] = floatPtr[3];
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	78da      	ldrb	r2, [r3, #3]
 8003ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003ab2:	749a      	strb	r2, [r3, #18]
				packet.data[18] = floatPtr[2];
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	789a      	ldrb	r2, [r3, #2]
 8003ab8:	4b39      	ldr	r3, [pc, #228]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003aba:	74da      	strb	r2, [r3, #19]
				packet.data[19] = floatPtr[1];
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	785a      	ldrb	r2, [r3, #1]
 8003ac0:	4b37      	ldr	r3, [pc, #220]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003ac2:	751a      	strb	r2, [r3, #20]
				packet.data[20] = floatPtr[0];
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	781a      	ldrb	r2, [r3, #0]
 8003ac8:	4b35      	ldr	r3, [pc, #212]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003aca:	755a      	strb	r2, [r3, #21]
				floatPtr = (uint8_t *) &LOADCELL_4.read_value_weight;
 8003acc:	4b3a      	ldr	r3, [pc, #232]	@ (8003bb8 <RX_Receive+0x400>)
 8003ace:	623b      	str	r3, [r7, #32]
				packet.data[21] = floatPtr[3];
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	78da      	ldrb	r2, [r3, #3]
 8003ad4:	4b32      	ldr	r3, [pc, #200]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003ad6:	759a      	strb	r2, [r3, #22]
				packet.data[22] = floatPtr[2];
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	789a      	ldrb	r2, [r3, #2]
 8003adc:	4b30      	ldr	r3, [pc, #192]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003ade:	75da      	strb	r2, [r3, #23]
				packet.data[23] = floatPtr[1];
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	785a      	ldrb	r2, [r3, #1]
 8003ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003ae6:	761a      	strb	r2, [r3, #24]
				packet.data[24] = floatPtr[0];
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	4b2c      	ldr	r3, [pc, #176]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003aee:	765a      	strb	r2, [r3, #25]
				packet.data[25] = 0x00;
 8003af0:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	769a      	strb	r2, [r3, #26]
				packet.data[26] = 0x00;
 8003af6:	4b2a      	ldr	r3, [pc, #168]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	76da      	strb	r2, [r3, #27]
				packet.data[27] = 0x00;
 8003afc:	4b28      	ldr	r3, [pc, #160]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	771a      	strb	r2, [r3, #28]
				packet.data[28] = 0x00;
 8003b02:	4b27      	ldr	r3, [pc, #156]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	775a      	strb	r2, [r3, #29]
				packet.data[29] = 0x00;
 8003b08:	4b25      	ldr	r3, [pc, #148]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	779a      	strb	r2, [r3, #30]
				packet.data[30] = 0x00;
 8003b0e:	4b24      	ldr	r3, [pc, #144]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	77da      	strb	r2, [r3, #31]
			  	TX_Packet_Flag = 0;
 8003b14:	4b29      	ldr	r3, [pc, #164]	@ (8003bbc <RX_Receive+0x404>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	701a      	strb	r2, [r3, #0]
				break;
 8003b1a:	e002      	b.n	8003b22 <RX_Receive+0x36a>
				lora_error = ERROR_SYSTEM_STATE_FAILED;
 8003b1c:	4b28      	ldr	r3, [pc, #160]	@ (8003bc0 <RX_Receive+0x408>)
 8003b1e:	2205      	movs	r2, #5
 8003b20:	701a      	strb	r2, [r3, #0]
		RF_SW.port->ODR &= ~(GPIO_ODR_OD10);
 8003b22:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <RX_Receive+0x40c>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	695a      	ldr	r2, [r3, #20]
 8003b28:	4b26      	ldr	r3, [pc, #152]	@ (8003bc4 <RX_Receive+0x40c>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b30:	615a      	str	r2, [r3, #20]
		SX1272_transmit(&lora, (uint8_t*) &packet);
 8003b32:	491b      	ldr	r1, [pc, #108]	@ (8003ba0 <RX_Receive+0x3e8>)
 8003b34:	4824      	ldr	r0, [pc, #144]	@ (8003bc8 <RX_Receive+0x410>)
 8003b36:	f7fd fb5d 	bl	80011f4 <SX1272_transmit>
	  		transmit_state = SX1272_readRegister(&lora, SX1272_REG_IRQ_FLAGS);
 8003b3a:	2112      	movs	r1, #18
 8003b3c:	4822      	ldr	r0, [pc, #136]	@ (8003bc8 <RX_Receive+0x410>)
 8003b3e:	f7fd fc39 	bl	80013b4 <SX1272_readRegister>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  	}while((transmit_state & 0x08) == 0x00); //will continue if transmit state and 0x08 are the same or 0
 8003b48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f2      	beq.n	8003b3a <RX_Receive+0x382>
	  	RF_SW.port->ODR |= (GPIO_ODR_OD10);
 8003b54:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <RX_Receive+0x40c>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	695a      	ldr	r2, [r3, #20]
 8003b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc4 <RX_Receive+0x40c>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b62:	615a      	str	r2, [r3, #20]
	  	SX1272_writeRegister(&lora, SX1272_REG_IRQ_FLAGS, 0x08); //clears IRQ reg
 8003b64:	2208      	movs	r2, #8
 8003b66:	2112      	movs	r1, #18
 8003b68:	4817      	ldr	r0, [pc, #92]	@ (8003bc8 <RX_Receive+0x410>)
 8003b6a:	f7fd fbef 	bl	800134c <SX1272_writeRegister>
	  	_SX1272_setMode(&lora, SX1272_MODE_RXCONTINUOUS); //resetting flag back to RXCONTINUOUS mode after flag has been set!
 8003b6e:	2105      	movs	r1, #5
 8003b70:	4815      	ldr	r0, [pc, #84]	@ (8003bc8 <RX_Receive+0x410>)
 8003b72:	f7fd facb 	bl	800110c <_SX1272_setMode>
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003b76:	2017      	movs	r0, #23
 8003b78:	f7fd fc52 	bl	8001420 <__NVIC_EnableIRQ>
}
 8003b7c:	e00c      	b.n	8003b98 <RX_Receive+0x3e0>
		lora_error = ERROR_INVALID_PACKET_DATA;
 8003b7e:	4b10      	ldr	r3, [pc, #64]	@ (8003bc0 <RX_Receive+0x408>)
 8003b80:	2202      	movs	r2, #2
 8003b82:	701a      	strb	r2, [r3, #0]
		hardware_timer_count++;
 8003b84:	4b11      	ldr	r3, [pc, #68]	@ (8003bcc <RX_Receive+0x414>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bcc <RX_Receive+0x414>)
 8003b8e:	701a      	strb	r2, [r3, #0]
		__asm("NOP");
 8003b90:	bf00      	nop
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003b92:	2017      	movs	r0, #23
 8003b94:	f7fd fc44 	bl	8001420 <__NVIC_EnableIRQ>
}
 8003b98:	bf00      	nop
 8003b9a:	3728      	adds	r7, #40	@ 0x28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8003ba0:	20000110 	.word	0x20000110
 8003ba4:	20000130 	.word	0x20000130
 8003ba8:	20000008 	.word	0x20000008
 8003bac:	20000578 	.word	0x20000578
 8003bb0:	20000584 	.word	0x20000584
 8003bb4:	20000590 	.word	0x20000590
 8003bb8:	2000059c 	.word	0x2000059c
 8003bbc:	200000c8 	.word	0x200000c8
 8003bc0:	200000c9 	.word	0x200000c9
 8003bc4:	200004e0 	.word	0x200004e0
 8003bc8:	200000f0 	.word	0x200000f0
 8003bcc:	200000c6 	.word	0x200000c6

08003bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd4:	b672      	cpsid	i
}
 8003bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
    {__asm("NOP");}
 8003bd8:	bf00      	nop
 8003bda:	e7fd      	b.n	8003bd8 <Error_Handler+0x8>

08003bdc <get_temp>:





i2c_comms_result get_temp(TEMP_SENSE *temp_sense){
 8003bdc:	b5b0      	push	{r4, r5, r7, lr}
 8003bde:	b090      	sub	sp, #64	@ 0x40
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]

	i2c_comms_result result;

	//If its not a thermocouple, its the SMD temp sense
	if(temp_sense -> thermocouple_type == 0x00){
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	78db      	ldrb	r3, [r3, #3]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d154      	bne.n	8003c98 <get_temp+0xbc>

		uint8_t buf[4];
		buf[0] = 0x00;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	743b      	strb	r3, [r7, #16]
		uint8_t ret;
		ret = HAL_I2C_Master_Transmit(&hi2c2, temp_sense -> ADDR, buf[0], 1, 100);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	7c3b      	ldrb	r3, [r7, #16]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	2364      	movs	r3, #100	@ 0x64
 8003bfe:	9300      	str	r3, [sp, #0]
 8003c00:	2301      	movs	r3, #1
 8003c02:	485d      	ldr	r0, [pc, #372]	@ (8003d78 <get_temp+0x19c>)
 8003c04:	f000 ff3c 	bl	8004a80 <HAL_I2C_Master_Transmit>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (ret != HAL_OK){
 8003c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <get_temp+0x40>
			  result.comms_ok = false;
 8003c16:	2300      	movs	r3, #0
 8003c18:	753b      	strb	r3, [r7, #20]
 8003c1a:	e09e      	b.n	8003d5a <get_temp+0x17e>
		}
		else {
			  ret = HAL_I2C_Master_Receive(&hi2c2, temp_sense -> ADDR, result.return_value, 2, 100);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	4619      	mov	r1, r3
 8003c22:	f107 0314 	add.w	r3, r7, #20
 8003c26:	1c9a      	adds	r2, r3, #2
 8003c28:	2364      	movs	r3, #100	@ 0x64
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	4852      	ldr	r0, [pc, #328]	@ (8003d78 <get_temp+0x19c>)
 8003c30:	f001 f824 	bl	8004c7c <HAL_I2C_Master_Receive>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

			  if (ret != HAL_OK){
 8003c3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <get_temp+0x6c>
				  result.comms_ok = false;
 8003c42:	2300      	movs	r3, #0
 8003c44:	753b      	strb	r3, [r7, #20]
 8003c46:	e088      	b.n	8003d5a <get_temp+0x17e>
			  }
			  else{

				  uint16_t val = ((int16_t)result.return_value[0]<<4) | (result.return_value[1] >> 4);
 8003c48:	7dbb      	ldrb	r3, [r7, #22]
 8003c4a:	b21b      	sxth	r3, r3
 8003c4c:	011b      	lsls	r3, r3, #4
 8003c4e:	b21a      	sxth	r2, r3
 8003c50:	7dfb      	ldrb	r3, [r7, #23]
 8003c52:	091b      	lsrs	r3, r3, #4
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	b21b      	sxth	r3, r3
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	b21b      	sxth	r3, r3
 8003c5c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				  float temp = val/16;
 8003c5e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003c60:	091b      	lsrs	r3, r3, #4
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	ee07 3a90 	vmov	s15, r3
 8003c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c6c:	edc7 7a03 	vstr	s15, [r7, #12]
				  uint8_t * tempPointer = (uint8_t *) &temp;
 8003c70:	f107 030c 	add.w	r3, r7, #12
 8003c74:	62bb      	str	r3, [r7, #40]	@ 0x28
				  result.return_value[0] = tempPointer[0];
 8003c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	75bb      	strb	r3, [r7, #22]
				  result.return_value[1] = tempPointer[1];
 8003c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c7e:	785b      	ldrb	r3, [r3, #1]
 8003c80:	75fb      	strb	r3, [r7, #23]
				  result.return_value[2] = tempPointer[2];
 8003c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c84:	789b      	ldrb	r3, [r3, #2]
 8003c86:	763b      	strb	r3, [r7, #24]
				  result.return_value[3] = tempPointer[3];
 8003c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8a:	78db      	ldrb	r3, [r3, #3]
 8003c8c:	767b      	strb	r3, [r7, #25]
				  result.return_length = 0x04;
 8003c8e:	2304      	movs	r3, #4
 8003c90:	757b      	strb	r3, [r7, #21]

				  result.comms_ok = true;
 8003c92:	2301      	movs	r3, #1
 8003c94:	753b      	strb	r3, [r7, #20]
 8003c96:	e060      	b.n	8003d5a <get_temp+0x17e>
	}

	//Its got a thermocouple type, therefore, lets get the thermocouple hot junc temp
	else{
		uint8_t ret;
		ret = HAL_I2C_Master_Transmit(&hi2c2, (temp_sense -> ADDR | 0x00), 0x00, 1, 100); //Write to thermocouple IC, to move pointer to hot junc reg
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	2364      	movs	r3, #100	@ 0x64
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	4834      	ldr	r0, [pc, #208]	@ (8003d78 <get_temp+0x19c>)
 8003ca8:	f000 feea 	bl	8004a80 <HAL_I2C_Master_Transmit>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (ret != HAL_OK){
 8003cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d002      	beq.n	8003cc0 <get_temp+0xe4>
			result.comms_ok = false;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	753b      	strb	r3, [r7, #20]
 8003cbe:	e04c      	b.n	8003d5a <get_temp+0x17e>
		}
		else {
			ret = HAL_I2C_Master_Receive(&hi2c2, (temp_sense -> ADDR | 0x01), result.return_value, 2, 100);	//Read 2 bytes from the hot junc reg into return val
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	4619      	mov	r1, r3
 8003ccc:	f107 0314 	add.w	r3, r7, #20
 8003cd0:	1c9a      	adds	r2, r3, #2
 8003cd2:	2364      	movs	r3, #100	@ 0x64
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	4827      	ldr	r0, [pc, #156]	@ (8003d78 <get_temp+0x19c>)
 8003cda:	f000 ffcf 	bl	8004c7c <HAL_I2C_Master_Receive>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (ret != HAL_OK){
 8003ce4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <get_temp+0x116>
				result.comms_ok = false;
 8003cec:	2300      	movs	r3, #0
 8003cee:	753b      	strb	r3, [r7, #20]
 8003cf0:	e033      	b.n	8003d5a <get_temp+0x17e>
			}
			else{

				uint16_t val = ((int16_t)result.return_value[0] * 16) | (result.return_value[1]);
 8003cf2:	7dbb      	ldrb	r3, [r7, #22]
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	b21a      	sxth	r2, r3
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
 8003cfc:	b21b      	sxth	r3, r3
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	b21b      	sxth	r3, r3
 8003d02:	86bb      	strh	r3, [r7, #52]	@ 0x34
				float temp = val/16;
 8003d04:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003d06:	091b      	lsrs	r3, r3, #4
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d12:	edc7 7a02 	vstr	s15, [r7, #8]
				if ((result.return_value[0] & 0x80) == 0x80){ //If the temp is < 0deg
 8003d16:	7dbb      	ldrb	r3, [r7, #22]
 8003d18:	b25b      	sxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	da08      	bge.n	8003d30 <get_temp+0x154>
					temp = temp - 4096;
 8003d1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d22:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003d7c <get_temp+0x1a0>
 8003d26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d2a:	edc7 7a02 	vstr	s15, [r7, #8]
 8003d2e:	e001      	b.n	8003d34 <get_temp+0x158>
				}
				else{
					temp = temp; //If temp is >= 0deg, dont need to do anything
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	60bb      	str	r3, [r7, #8]
				}

				uint8_t * tempPointer = (uint8_t *) &temp;
 8003d34:	f107 0308 	add.w	r3, r7, #8
 8003d38:	633b      	str	r3, [r7, #48]	@ 0x30
				result.return_value[0] = tempPointer[0];
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	75bb      	strb	r3, [r7, #22]
				result.return_value[1] = tempPointer[1];
 8003d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d42:	785b      	ldrb	r3, [r3, #1]
 8003d44:	75fb      	strb	r3, [r7, #23]
				result.return_value[2] = tempPointer[2];
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	789b      	ldrb	r3, [r3, #2]
 8003d4a:	763b      	strb	r3, [r7, #24]
				result.return_value[3] = tempPointer[3];
 8003d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4e:	78db      	ldrb	r3, [r3, #3]
 8003d50:	767b      	strb	r3, [r7, #25]
				result.return_length = 0x04;
 8003d52:	2304      	movs	r3, #4
 8003d54:	757b      	strb	r3, [r7, #21]

				result.comms_ok = true;
 8003d56:	2301      	movs	r3, #1
 8003d58:	753b      	strb	r3, [r7, #20]
			}
		}
	}


	return result;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	461d      	mov	r5, r3
 8003d5e:	f107 0414 	add.w	r4, r7, #20
 8003d62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d64:	6028      	str	r0, [r5, #0]
 8003d66:	6069      	str	r1, [r5, #4]
 8003d68:	60aa      	str	r2, [r5, #8]
 8003d6a:	60eb      	str	r3, [r5, #12]
 8003d6c:	8823      	ldrh	r3, [r4, #0]
 8003d6e:	822b      	strh	r3, [r5, #16]

};
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	3738      	adds	r7, #56	@ 0x38
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bdb0      	pop	{r4, r5, r7, pc}
 8003d78:	2000006c 	.word	0x2000006c
 8003d7c:	45800000 	.word	0x45800000

08003d80 <SPI_init>:
 *                   configuration.
 *
 * @return spi       Initialised SPI_t struct.
 **
 * =============================================================================== */
SPI_t SPI_init(SPI_TypeDef *interface, SPI_Config *config) {
 8003d80:	b5b0      	push	{r4, r5, r7, lr}
 8003d82:	b090      	sub	sp, #64	@ 0x40
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  // Early return error struct if peripheral is NULL
  if (interface == NULL)
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <SPI_init+0x26>
    return (SPI_t){.interface = NULL};
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	461a      	mov	r2, r3
 8003d96:	2300      	movs	r3, #0
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	6053      	str	r3, [r2, #4]
 8003d9c:	6093      	str	r3, [r2, #8]
 8003d9e:	60d3      	str	r3, [r2, #12]
 8003da0:	6113      	str	r3, [r2, #16]
 8003da2:	6153      	str	r3, [r2, #20]
  spi.receive      = (spi.config.DFF == SPI_DFF8) ? SPI_receive8 : SPI_receive16;
  spi.transmit     = SPI_transmit;
  spi.updateConfig = SPI_updateConfig;

  return spi;
}
 8003da4:	e034      	b.n	8003e10 <SPI_init+0x90>
  SPI_t spi = {.interface = interface};
 8003da6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	609a      	str	r2, [r3, #8]
 8003db2:	60da      	str	r2, [r3, #12]
 8003db4:	611a      	str	r2, [r3, #16]
 8003db6:	615a      	str	r2, [r3, #20]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_updateConfig(&spi, config);
 8003dbc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f8df 	bl	8003f86 <SPI_updateConfig>
  spi.send         = (spi.config.DFF == SPI_DFF8) ? SPI_send8 : SPI_send16;
 8003dc8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <SPI_init+0x5a>
 8003dd6:	4b10      	ldr	r3, [pc, #64]	@ (8003e18 <SPI_init+0x98>)
 8003dd8:	e000      	b.n	8003ddc <SPI_init+0x5c>
 8003dda:	4b10      	ldr	r3, [pc, #64]	@ (8003e1c <SPI_init+0x9c>)
 8003ddc:	633b      	str	r3, [r7, #48]	@ 0x30
  spi.receive      = (spi.config.DFF == SPI_DFF8) ? SPI_receive8 : SPI_receive16;
 8003dde:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <SPI_init+0x70>
 8003dec:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <SPI_init+0xa0>)
 8003dee:	e000      	b.n	8003df2 <SPI_init+0x72>
 8003df0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e24 <SPI_init+0xa4>)
 8003df2:	637b      	str	r3, [r7, #52]	@ 0x34
  spi.transmit     = SPI_transmit;
 8003df4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e28 <SPI_init+0xa8>)
 8003df6:	63bb      	str	r3, [r7, #56]	@ 0x38
  spi.updateConfig = SPI_updateConfig;
 8003df8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <SPI_init+0xac>)
 8003dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return spi;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	461d      	mov	r5, r3
 8003e00:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8003e04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e08:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e0c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	3740      	adds	r7, #64	@ 0x40
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bdb0      	pop	{r4, r5, r7, pc}
 8003e18:	08003ebf 	.word	0x08003ebf
 8003e1c:	08003ef1 	.word	0x08003ef1
 8003e20:	08003f21 	.word	0x08003f21
 8003e24:	08003f55 	.word	0x08003f55
 8003e28:	08003e7d 	.word	0x08003e7d
 8003e2c:	08003f87 	.word	0x08003f87

08003e30 <_SPI_init>:
 *                    configuration. @see SPI_Config
 *
 * @return  @c NULL.
 **
 * =============================================================================== */
static void _SPI_init(SPI_TypeDef *interface, SPI_Config *config) {
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  // Wait for any ongoing transactions to finish
  while (interface->SR & SPI_SR_BSY);
 8003e3a:	bf00      	nop
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f9      	bne.n	8003e3c <_SPI_init+0xc>

  // Disable peripheral and update config
  config->SPE    = false;               // Make sure SPE is disabled in config
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	7813      	ldrb	r3, [r2, #0]
 8003e4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e50:	7013      	strb	r3, [r2, #0]
  interface->CR1 = *(uint16_t *)config; // Update CR1 with configured values
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	881b      	ldrh	r3, [r3, #0]
 8003e56:	461a      	mov	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	601a      	str	r2, [r3, #0]

  // Re-enable peripheral
  config->SPE    = true;                // Set SPE back to true
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	7813      	ldrb	r3, [r2, #0]
 8003e60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e64:	7013      	strb	r3, [r2, #0]
  interface->CR1 = *(uint16_t *)config; // Update CR1 with SPE enabled
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	601a      	str	r2, [r3, #0]
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <SPI_transmit>:
 * @param  data 		Data payload to be sent to slave device.
 *
 * @retval response Returns the slave device response from the transaction.
 **
 * =============================================================================== */
uint16_t SPI_transmit(SPI_t *spi, uint16_t data) {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]
  volatile uint16_t response;
  spi->send(spi, data);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	887a      	ldrh	r2, [r7, #2]
 8003e8e:	4611      	mov	r1, r2
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	4798      	blx	r3
  spi->receive(spi, &response);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f107 020e 	add.w	r2, r7, #14
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
  while (spi->interface->SR & SPI_SR_BSY);
 8003ea2:	bf00      	nop
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f8      	bne.n	8003ea4 <SPI_transmit+0x28>
  return response;
 8003eb2:	89fb      	ldrh	r3, [r7, #14]
 8003eb4:	b29b      	uxth	r3, r3
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <SPI_send8>:
 * @param  data The data to send.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_send8(SPI_t *spi, uint16_t data) {
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	807b      	strh	r3, [r7, #2]
  while (!(spi->interface->SR & SPI_SR_TXE));
 8003eca:	bf00      	nop
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0f8      	beq.n	8003ecc <SPI_send8+0xe>
  spi->interface->DR = (uint8_t)data;
 8003eda:	887b      	ldrh	r3, [r7, #2]
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	60da      	str	r2, [r3, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <SPI_send16>:

static void SPI_send16(SPI_t *spi, uint16_t data) {
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	807b      	strh	r3, [r7, #2]
  while (!(spi->interface->SR & SPI_SR_TXE));
 8003efc:	bf00      	nop
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f8      	beq.n	8003efe <SPI_send16+0xe>
  spi->interface->DR = data;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	887a      	ldrh	r2, [r7, #2]
 8003f12:	60da      	str	r2, [r3, #12]
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <SPI_receive8>:
 * @param  data Pointer to variable to receive data into.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_receive8(SPI_t *spi, volatile uint16_t *data) {
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  while (!(spi->interface->SR & SPI_SR_RXNE));
 8003f2a:	bf00      	nop
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d0f8      	beq.n	8003f2c <SPI_receive8+0xc>
  *data = (uint8_t)spi->interface->DR;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	801a      	strh	r2, [r3, #0]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <SPI_receive16>:
 * @param  data Pointer to variable to receive data into.
 *
 * @return @c NULL.
 **
 * =============================================================================== */
static void SPI_receive16(SPI_t *spi, volatile uint16_t *data) {
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  while (!(spi->interface->SR & SPI_SR_RXNE));
 8003f5e:	bf00      	nop
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f8      	beq.n	8003f60 <SPI_receive16+0xc>
  *data = spi->interface->DR;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	801a      	strh	r2, [r3, #0]
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <SPI_updateConfig>:
 * @param   spi Pointer to SPI_t struct.
 *
 * @return  @c NULL.
 **
 * =============================================================================== */
void SPI_updateConfig(SPI_t *spi, SPI_Config *config) {
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b084      	sub	sp, #16
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
 8003f8e:	6039      	str	r1, [r7, #0]
  // Initialise config with default values if passed NULL.
  if (config == NULL) {
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d11d      	bne.n	8003fd2 <SPI_updateConfig+0x4c>
    config = &SPI_CONFIG_DEFAULT;
 8003f96:	2300      	movs	r3, #0
 8003f98:	81bb      	strh	r3, [r7, #12]
 8003f9a:	7b3b      	ldrb	r3, [r7, #12]
 8003f9c:	f043 0301 	orr.w	r3, r3, #1
 8003fa0:	733b      	strb	r3, [r7, #12]
 8003fa2:	7b3b      	ldrb	r3, [r7, #12]
 8003fa4:	f043 0302 	orr.w	r3, r3, #2
 8003fa8:	733b      	strb	r3, [r7, #12]
 8003faa:	7b3b      	ldrb	r3, [r7, #12]
 8003fac:	f043 0304 	orr.w	r3, r3, #4
 8003fb0:	733b      	strb	r3, [r7, #12]
 8003fb2:	7b3b      	ldrb	r3, [r7, #12]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	f362 03c5 	bfi	r3, r2, #3, #3
 8003fba:	733b      	strb	r3, [r7, #12]
 8003fbc:	7b7b      	ldrb	r3, [r7, #13]
 8003fbe:	f043 0301 	orr.w	r3, r3, #1
 8003fc2:	737b      	strb	r3, [r7, #13]
 8003fc4:	7b7b      	ldrb	r3, [r7, #13]
 8003fc6:	f043 0302 	orr.w	r3, r3, #2
 8003fca:	737b      	strb	r3, [r7, #13]
 8003fcc:	f107 030c 	add.w	r3, r7, #12
 8003fd0:	603b      	str	r3, [r7, #0]
  }

  // Update peripheral with new config
  spi->config = *config;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	8812      	ldrh	r2, [r2, #0]
 8003fda:	801a      	strh	r2, [r3, #0]

  // Initialise SPI registers and enable peripheral
  _SPI_init(spi->interface, config);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6839      	ldr	r1, [r7, #0]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7ff ff24 	bl	8003e30 <_SPI_init>
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	607b      	str	r3, [r7, #4]
 8003ffa:	4b10      	ldr	r3, [pc, #64]	@ (800403c <HAL_MspInit+0x4c>)
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffe:	4a0f      	ldr	r2, [pc, #60]	@ (800403c <HAL_MspInit+0x4c>)
 8004000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004004:	6453      	str	r3, [r2, #68]	@ 0x44
 8004006:	4b0d      	ldr	r3, [pc, #52]	@ (800403c <HAL_MspInit+0x4c>)
 8004008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800400e:	607b      	str	r3, [r7, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	603b      	str	r3, [r7, #0]
 8004016:	4b09      	ldr	r3, [pc, #36]	@ (800403c <HAL_MspInit+0x4c>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	4a08      	ldr	r2, [pc, #32]	@ (800403c <HAL_MspInit+0x4c>)
 800401c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004020:	6413      	str	r3, [r2, #64]	@ 0x40
 8004022:	4b06      	ldr	r3, [pc, #24]	@ (800403c <HAL_MspInit+0x4c>)
 8004024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800402a:	603b      	str	r3, [r7, #0]
 800402c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40023800 	.word	0x40023800

08004040 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08a      	sub	sp, #40	@ 0x28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	605a      	str	r2, [r3, #4]
 8004052:	609a      	str	r2, [r3, #8]
 8004054:	60da      	str	r2, [r3, #12]
 8004056:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a19      	ldr	r2, [pc, #100]	@ (80040c4 <HAL_I2C_MspInit+0x84>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d12b      	bne.n	80040ba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
 8004066:	4b18      	ldr	r3, [pc, #96]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 800406c:	f043 0320 	orr.w	r3, r3, #32
 8004070:	6313      	str	r3, [r2, #48]	@ 0x30
 8004072:	4b15      	ldr	r3, [pc, #84]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	613b      	str	r3, [r7, #16]
 800407c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800407e:	2303      	movs	r3, #3
 8004080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004082:	2312      	movs	r3, #18
 8004084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800408e:	2304      	movs	r3, #4
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004092:	f107 0314 	add.w	r3, r7, #20
 8004096:	4619      	mov	r1, r3
 8004098:	480c      	ldr	r0, [pc, #48]	@ (80040cc <HAL_I2C_MspInit+0x8c>)
 800409a:	f000 fa01 	bl	80044a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800409e:	2300      	movs	r3, #0
 80040a0:	60fb      	str	r3, [r7, #12]
 80040a2:	4b09      	ldr	r3, [pc, #36]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	4a08      	ldr	r2, [pc, #32]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 80040a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <HAL_I2C_MspInit+0x88>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80040ba:	bf00      	nop
 80040bc:	3728      	adds	r7, #40	@ 0x28
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40005800 	.word	0x40005800
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40021400 	.word	0x40021400

080040d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040d4:	bf00      	nop
 80040d6:	e7fd      	b.n	80040d4 <NMI_Handler+0x4>

080040d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040dc:	bf00      	nop
 80040de:	e7fd      	b.n	80040dc <HardFault_Handler+0x4>

080040e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040e4:	bf00      	nop
 80040e6:	e7fd      	b.n	80040e4 <MemManage_Handler+0x4>

080040e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <BusFault_Handler+0x4>

080040f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <UsageFault_Handler+0x4>

080040f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004106:	b480      	push	{r7}
 8004108:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004118:	bf00      	nop
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004126:	f000 f891 	bl	800424c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800412a:	bf00      	nop
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004134:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <SystemInit+0x20>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413a:	4a05      	ldr	r2, [pc, #20]	@ (8004150 <SystemInit+0x20>)
 800413c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004144:	bf00      	nop
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800418c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004158:	f7ff ffea 	bl	8004130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800415c:	480c      	ldr	r0, [pc, #48]	@ (8004190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800415e:	490d      	ldr	r1, [pc, #52]	@ (8004194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004160:	4a0d      	ldr	r2, [pc, #52]	@ (8004198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004164:	e002      	b.n	800416c <LoopCopyDataInit>

08004166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800416a:	3304      	adds	r3, #4

0800416c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800416c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800416e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004170:	d3f9      	bcc.n	8004166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004172:	4a0a      	ldr	r2, [pc, #40]	@ (800419c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004174:	4c0a      	ldr	r4, [pc, #40]	@ (80041a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004178:	e001      	b.n	800417e <LoopFillZerobss>

0800417a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800417a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800417c:	3204      	adds	r2, #4

0800417e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800417e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004180:	d3fb      	bcc.n	800417a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004182:	f002 f84b 	bl	800621c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004186:	f7fd f9b7 	bl	80014f8 <main>
  bx  lr    
 800418a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800418c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004194:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8004198:	080062d0 	.word	0x080062d0
  ldr r2, =_sbss
 800419c:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 80041a0:	200005d4 	.word	0x200005d4

080041a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041a4:	e7fe      	b.n	80041a4 <ADC_IRQHandler>
	...

080041a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041ac:	4b0e      	ldr	r3, [pc, #56]	@ (80041e8 <HAL_Init+0x40>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a0d      	ldr	r2, [pc, #52]	@ (80041e8 <HAL_Init+0x40>)
 80041b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041b8:	4b0b      	ldr	r3, [pc, #44]	@ (80041e8 <HAL_Init+0x40>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a0a      	ldr	r2, [pc, #40]	@ (80041e8 <HAL_Init+0x40>)
 80041be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041c4:	4b08      	ldr	r3, [pc, #32]	@ (80041e8 <HAL_Init+0x40>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a07      	ldr	r2, [pc, #28]	@ (80041e8 <HAL_Init+0x40>)
 80041ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041d0:	2003      	movs	r0, #3
 80041d2:	f000 f931 	bl	8004438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80041d6:	200f      	movs	r0, #15
 80041d8:	f000 f808 	bl	80041ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041dc:	f7ff ff08 	bl	8003ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40023c00 	.word	0x40023c00

080041ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041f4:	4b12      	ldr	r3, [pc, #72]	@ (8004240 <HAL_InitTick+0x54>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4b12      	ldr	r3, [pc, #72]	@ (8004244 <HAL_InitTick+0x58>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	4619      	mov	r1, r3
 80041fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004202:	fbb3 f3f1 	udiv	r3, r3, r1
 8004206:	fbb2 f3f3 	udiv	r3, r2, r3
 800420a:	4618      	mov	r0, r3
 800420c:	f000 f93b 	bl	8004486 <HAL_SYSTICK_Config>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e00e      	b.n	8004238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b0f      	cmp	r3, #15
 800421e:	d80a      	bhi.n	8004236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004220:	2200      	movs	r2, #0
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	f04f 30ff 	mov.w	r0, #4294967295
 8004228:	f000 f911 	bl	800444e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800422c:	4a06      	ldr	r2, [pc, #24]	@ (8004248 <HAL_InitTick+0x5c>)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	e000      	b.n	8004238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
}
 8004238:	4618      	mov	r0, r3
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	2000002c 	.word	0x2000002c
 8004244:	20000034 	.word	0x20000034
 8004248:	20000030 	.word	0x20000030

0800424c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004250:	4b06      	ldr	r3, [pc, #24]	@ (800426c <HAL_IncTick+0x20>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	4b06      	ldr	r3, [pc, #24]	@ (8004270 <HAL_IncTick+0x24>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4413      	add	r3, r2
 800425c:	4a04      	ldr	r2, [pc, #16]	@ (8004270 <HAL_IncTick+0x24>)
 800425e:	6013      	str	r3, [r2, #0]
}
 8004260:	bf00      	nop
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	20000034 	.word	0x20000034
 8004270:	200005d0 	.word	0x200005d0

08004274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
  return uwTick;
 8004278:	4b03      	ldr	r3, [pc, #12]	@ (8004288 <HAL_GetTick+0x14>)
 800427a:	681b      	ldr	r3, [r3, #0]
}
 800427c:	4618      	mov	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	200005d0 	.word	0x200005d0

0800428c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004294:	f7ff ffee 	bl	8004274 <HAL_GetTick>
 8004298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d005      	beq.n	80042b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042a6:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <HAL_Delay+0x44>)
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4413      	add	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042b2:	bf00      	nop
 80042b4:	f7ff ffde 	bl	8004274 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d8f7      	bhi.n	80042b4 <HAL_Delay+0x28>
  {
  }
}
 80042c4:	bf00      	nop
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	20000034 	.word	0x20000034

080042d4 <__NVIC_SetPriorityGrouping>:
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004318 <__NVIC_SetPriorityGrouping+0x44>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042f0:	4013      	ands	r3, r2
 80042f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004306:	4a04      	ldr	r2, [pc, #16]	@ (8004318 <__NVIC_SetPriorityGrouping+0x44>)
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	60d3      	str	r3, [r2, #12]
}
 800430c:	bf00      	nop
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <__NVIC_GetPriorityGrouping>:
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004320:	4b04      	ldr	r3, [pc, #16]	@ (8004334 <__NVIC_GetPriorityGrouping+0x18>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	0a1b      	lsrs	r3, r3, #8
 8004326:	f003 0307 	and.w	r3, r3, #7
}
 800432a:	4618      	mov	r0, r3
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	e000ed00 	.word	0xe000ed00

08004338 <__NVIC_SetPriority>:
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	6039      	str	r1, [r7, #0]
 8004342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004348:	2b00      	cmp	r3, #0
 800434a:	db0a      	blt.n	8004362 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	b2da      	uxtb	r2, r3
 8004350:	490c      	ldr	r1, [pc, #48]	@ (8004384 <__NVIC_SetPriority+0x4c>)
 8004352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004356:	0112      	lsls	r2, r2, #4
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	440b      	add	r3, r1
 800435c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004360:	e00a      	b.n	8004378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	4908      	ldr	r1, [pc, #32]	@ (8004388 <__NVIC_SetPriority+0x50>)
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	f003 030f 	and.w	r3, r3, #15
 800436e:	3b04      	subs	r3, #4
 8004370:	0112      	lsls	r2, r2, #4
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	440b      	add	r3, r1
 8004376:	761a      	strb	r2, [r3, #24]
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	e000e100 	.word	0xe000e100
 8004388:	e000ed00 	.word	0xe000ed00

0800438c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800438c:	b480      	push	{r7}
 800438e:	b089      	sub	sp, #36	@ 0x24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f1c3 0307 	rsb	r3, r3, #7
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	bf28      	it	cs
 80043aa:	2304      	movcs	r3, #4
 80043ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	3304      	adds	r3, #4
 80043b2:	2b06      	cmp	r3, #6
 80043b4:	d902      	bls.n	80043bc <NVIC_EncodePriority+0x30>
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	3b03      	subs	r3, #3
 80043ba:	e000      	b.n	80043be <NVIC_EncodePriority+0x32>
 80043bc:	2300      	movs	r3, #0
 80043be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043c0:	f04f 32ff 	mov.w	r2, #4294967295
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43da      	mvns	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	401a      	ands	r2, r3
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043d4:	f04f 31ff 	mov.w	r1, #4294967295
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	fa01 f303 	lsl.w	r3, r1, r3
 80043de:	43d9      	mvns	r1, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043e4:	4313      	orrs	r3, r2
         );
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3724      	adds	r7, #36	@ 0x24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3b01      	subs	r3, #1
 8004400:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004404:	d301      	bcc.n	800440a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004406:	2301      	movs	r3, #1
 8004408:	e00f      	b.n	800442a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800440a:	4a0a      	ldr	r2, [pc, #40]	@ (8004434 <SysTick_Config+0x40>)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3b01      	subs	r3, #1
 8004410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004412:	210f      	movs	r1, #15
 8004414:	f04f 30ff 	mov.w	r0, #4294967295
 8004418:	f7ff ff8e 	bl	8004338 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800441c:	4b05      	ldr	r3, [pc, #20]	@ (8004434 <SysTick_Config+0x40>)
 800441e:	2200      	movs	r2, #0
 8004420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004422:	4b04      	ldr	r3, [pc, #16]	@ (8004434 <SysTick_Config+0x40>)
 8004424:	2207      	movs	r2, #7
 8004426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	e000e010 	.word	0xe000e010

08004438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff ff47 	bl	80042d4 <__NVIC_SetPriorityGrouping>
}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800444e:	b580      	push	{r7, lr}
 8004450:	b086      	sub	sp, #24
 8004452:	af00      	add	r7, sp, #0
 8004454:	4603      	mov	r3, r0
 8004456:	60b9      	str	r1, [r7, #8]
 8004458:	607a      	str	r2, [r7, #4]
 800445a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004460:	f7ff ff5c 	bl	800431c <__NVIC_GetPriorityGrouping>
 8004464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68b9      	ldr	r1, [r7, #8]
 800446a:	6978      	ldr	r0, [r7, #20]
 800446c:	f7ff ff8e 	bl	800438c <NVIC_EncodePriority>
 8004470:	4602      	mov	r2, r0
 8004472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff ff5d 	bl	8004338 <__NVIC_SetPriority>
}
 800447e:	bf00      	nop
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b082      	sub	sp, #8
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7ff ffb0 	bl	80043f4 <SysTick_Config>
 8004494:	4603      	mov	r3, r0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b089      	sub	sp, #36	@ 0x24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044ae:	2300      	movs	r3, #0
 80044b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	2300      	movs	r3, #0
 80044b8:	61fb      	str	r3, [r7, #28]
 80044ba:	e177      	b.n	80047ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044bc:	2201      	movs	r2, #1
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4013      	ands	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	f040 8166 	bne.w	80047a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d005      	beq.n	80044f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d130      	bne.n	8004554 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	2203      	movs	r2, #3
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43db      	mvns	r3, r3
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4013      	ands	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4313      	orrs	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004528:	2201      	movs	r2, #1
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4013      	ands	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	091b      	lsrs	r3, r3, #4
 800453e:	f003 0201 	and.w	r2, r3, #1
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	2b03      	cmp	r3, #3
 800455e:	d017      	beq.n	8004590 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	005b      	lsls	r3, r3, #1
 800456a:	2203      	movs	r2, #3
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	43db      	mvns	r3, r3
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	4313      	orrs	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0303 	and.w	r3, r3, #3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d123      	bne.n	80045e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	08da      	lsrs	r2, r3, #3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3208      	adds	r2, #8
 80045a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	220f      	movs	r2, #15
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	691a      	ldr	r2, [r3, #16]
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	08da      	lsrs	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3208      	adds	r2, #8
 80045de:	69b9      	ldr	r1, [r7, #24]
 80045e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	2203      	movs	r2, #3
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4013      	ands	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f003 0203 	and.w	r2, r3, #3
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	4313      	orrs	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 80c0 	beq.w	80047a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	4b66      	ldr	r3, [pc, #408]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462e:	4a65      	ldr	r2, [pc, #404]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004630:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004634:	6453      	str	r3, [r2, #68]	@ 0x44
 8004636:	4b63      	ldr	r3, [pc, #396]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004642:	4a61      	ldr	r2, [pc, #388]	@ (80047c8 <HAL_GPIO_Init+0x328>)
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	089b      	lsrs	r3, r3, #2
 8004648:	3302      	adds	r3, #2
 800464a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800464e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	220f      	movs	r2, #15
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4013      	ands	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a58      	ldr	r2, [pc, #352]	@ (80047cc <HAL_GPIO_Init+0x32c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d037      	beq.n	80046de <HAL_GPIO_Init+0x23e>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a57      	ldr	r2, [pc, #348]	@ (80047d0 <HAL_GPIO_Init+0x330>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d031      	beq.n	80046da <HAL_GPIO_Init+0x23a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a56      	ldr	r2, [pc, #344]	@ (80047d4 <HAL_GPIO_Init+0x334>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d02b      	beq.n	80046d6 <HAL_GPIO_Init+0x236>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a55      	ldr	r2, [pc, #340]	@ (80047d8 <HAL_GPIO_Init+0x338>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d025      	beq.n	80046d2 <HAL_GPIO_Init+0x232>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a54      	ldr	r2, [pc, #336]	@ (80047dc <HAL_GPIO_Init+0x33c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d01f      	beq.n	80046ce <HAL_GPIO_Init+0x22e>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a53      	ldr	r2, [pc, #332]	@ (80047e0 <HAL_GPIO_Init+0x340>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d019      	beq.n	80046ca <HAL_GPIO_Init+0x22a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a52      	ldr	r2, [pc, #328]	@ (80047e4 <HAL_GPIO_Init+0x344>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d013      	beq.n	80046c6 <HAL_GPIO_Init+0x226>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a51      	ldr	r2, [pc, #324]	@ (80047e8 <HAL_GPIO_Init+0x348>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00d      	beq.n	80046c2 <HAL_GPIO_Init+0x222>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a50      	ldr	r2, [pc, #320]	@ (80047ec <HAL_GPIO_Init+0x34c>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d007      	beq.n	80046be <HAL_GPIO_Init+0x21e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a4f      	ldr	r2, [pc, #316]	@ (80047f0 <HAL_GPIO_Init+0x350>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d101      	bne.n	80046ba <HAL_GPIO_Init+0x21a>
 80046b6:	2309      	movs	r3, #9
 80046b8:	e012      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046ba:	230a      	movs	r3, #10
 80046bc:	e010      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046be:	2308      	movs	r3, #8
 80046c0:	e00e      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046c2:	2307      	movs	r3, #7
 80046c4:	e00c      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046c6:	2306      	movs	r3, #6
 80046c8:	e00a      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046ca:	2305      	movs	r3, #5
 80046cc:	e008      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046ce:	2304      	movs	r3, #4
 80046d0:	e006      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046d2:	2303      	movs	r3, #3
 80046d4:	e004      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e002      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <HAL_GPIO_Init+0x240>
 80046de:	2300      	movs	r3, #0
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	f002 0203 	and.w	r2, r2, #3
 80046e6:	0092      	lsls	r2, r2, #2
 80046e8:	4093      	lsls	r3, r2
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046f0:	4935      	ldr	r1, [pc, #212]	@ (80047c8 <HAL_GPIO_Init+0x328>)
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	089b      	lsrs	r3, r3, #2
 80046f6:	3302      	adds	r3, #2
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046fe:	4b3d      	ldr	r3, [pc, #244]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	43db      	mvns	r3, r3
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4013      	ands	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004722:	4a34      	ldr	r2, [pc, #208]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004728:	4b32      	ldr	r3, [pc, #200]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	43db      	mvns	r3, r3
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4013      	ands	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800474c:	4a29      	ldr	r2, [pc, #164]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004752:	4b28      	ldr	r3, [pc, #160]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	43db      	mvns	r3, r3
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	4013      	ands	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004776:	4a1f      	ldr	r2, [pc, #124]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800477c:	4b1d      	ldr	r3, [pc, #116]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	43db      	mvns	r3, r3
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	4013      	ands	r3, r2
 800478a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d003      	beq.n	80047a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047a0:	4a14      	ldr	r2, [pc, #80]	@ (80047f4 <HAL_GPIO_Init+0x354>)
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	3301      	adds	r3, #1
 80047aa:	61fb      	str	r3, [r7, #28]
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	2b0f      	cmp	r3, #15
 80047b0:	f67f ae84 	bls.w	80044bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop
 80047b8:	3724      	adds	r7, #36	@ 0x24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	40023800 	.word	0x40023800
 80047c8:	40013800 	.word	0x40013800
 80047cc:	40020000 	.word	0x40020000
 80047d0:	40020400 	.word	0x40020400
 80047d4:	40020800 	.word	0x40020800
 80047d8:	40020c00 	.word	0x40020c00
 80047dc:	40021000 	.word	0x40021000
 80047e0:	40021400 	.word	0x40021400
 80047e4:	40021800 	.word	0x40021800
 80047e8:	40021c00 	.word	0x40021c00
 80047ec:	40022000 	.word	0x40022000
 80047f0:	40022400 	.word	0x40022400
 80047f4:	40013c00 	.word	0x40013c00

080047f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e12b      	b.n	8004a62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7ff fc0e 	bl	8004040 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2224      	movs	r2, #36	@ 0x24
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0201 	bic.w	r2, r2, #1
 800483a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800484a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800485a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800485c:	f001 fcc2 	bl	80061e4 <HAL_RCC_GetPCLK1Freq>
 8004860:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	4a81      	ldr	r2, [pc, #516]	@ (8004a6c <HAL_I2C_Init+0x274>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d807      	bhi.n	800487c <HAL_I2C_Init+0x84>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4a80      	ldr	r2, [pc, #512]	@ (8004a70 <HAL_I2C_Init+0x278>)
 8004870:	4293      	cmp	r3, r2
 8004872:	bf94      	ite	ls
 8004874:	2301      	movls	r3, #1
 8004876:	2300      	movhi	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	e006      	b.n	800488a <HAL_I2C_Init+0x92>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4a7d      	ldr	r2, [pc, #500]	@ (8004a74 <HAL_I2C_Init+0x27c>)
 8004880:	4293      	cmp	r3, r2
 8004882:	bf94      	ite	ls
 8004884:	2301      	movls	r3, #1
 8004886:	2300      	movhi	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d001      	beq.n	8004892 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e0e7      	b.n	8004a62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4a78      	ldr	r2, [pc, #480]	@ (8004a78 <HAL_I2C_Init+0x280>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0c9b      	lsrs	r3, r3, #18
 800489c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	4a6a      	ldr	r2, [pc, #424]	@ (8004a6c <HAL_I2C_Init+0x274>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d802      	bhi.n	80048cc <HAL_I2C_Init+0xd4>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	3301      	adds	r3, #1
 80048ca:	e009      	b.n	80048e0 <HAL_I2C_Init+0xe8>
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80048d2:	fb02 f303 	mul.w	r3, r2, r3
 80048d6:	4a69      	ldr	r2, [pc, #420]	@ (8004a7c <HAL_I2C_Init+0x284>)
 80048d8:	fba2 2303 	umull	r2, r3, r2, r3
 80048dc:	099b      	lsrs	r3, r3, #6
 80048de:	3301      	adds	r3, #1
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	430b      	orrs	r3, r1
 80048e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	69db      	ldr	r3, [r3, #28]
 80048ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80048f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	495c      	ldr	r1, [pc, #368]	@ (8004a6c <HAL_I2C_Init+0x274>)
 80048fc:	428b      	cmp	r3, r1
 80048fe:	d819      	bhi.n	8004934 <HAL_I2C_Init+0x13c>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	1e59      	subs	r1, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	fbb1 f3f3 	udiv	r3, r1, r3
 800490e:	1c59      	adds	r1, r3, #1
 8004910:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004914:	400b      	ands	r3, r1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_I2C_Init+0x138>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1e59      	subs	r1, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	fbb1 f3f3 	udiv	r3, r1, r3
 8004928:	3301      	adds	r3, #1
 800492a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800492e:	e051      	b.n	80049d4 <HAL_I2C_Init+0x1dc>
 8004930:	2304      	movs	r3, #4
 8004932:	e04f      	b.n	80049d4 <HAL_I2C_Init+0x1dc>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d111      	bne.n	8004960 <HAL_I2C_Init+0x168>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	1e58      	subs	r0, r3, #1
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6859      	ldr	r1, [r3, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	440b      	add	r3, r1
 800494a:	fbb0 f3f3 	udiv	r3, r0, r3
 800494e:	3301      	adds	r3, #1
 8004950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004954:	2b00      	cmp	r3, #0
 8004956:	bf0c      	ite	eq
 8004958:	2301      	moveq	r3, #1
 800495a:	2300      	movne	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e012      	b.n	8004986 <HAL_I2C_Init+0x18e>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1e58      	subs	r0, r3, #1
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6859      	ldr	r1, [r3, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	0099      	lsls	r1, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	fbb0 f3f3 	udiv	r3, r0, r3
 8004976:	3301      	adds	r3, #1
 8004978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800497c:	2b00      	cmp	r3, #0
 800497e:	bf0c      	ite	eq
 8004980:	2301      	moveq	r3, #1
 8004982:	2300      	movne	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <HAL_I2C_Init+0x196>
 800498a:	2301      	movs	r3, #1
 800498c:	e022      	b.n	80049d4 <HAL_I2C_Init+0x1dc>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10e      	bne.n	80049b4 <HAL_I2C_Init+0x1bc>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	1e58      	subs	r0, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6859      	ldr	r1, [r3, #4]
 800499e:	460b      	mov	r3, r1
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	440b      	add	r3, r1
 80049a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80049a8:	3301      	adds	r3, #1
 80049aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049b2:	e00f      	b.n	80049d4 <HAL_I2C_Init+0x1dc>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1e58      	subs	r0, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6859      	ldr	r1, [r3, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	440b      	add	r3, r1
 80049c2:	0099      	lsls	r1, r3, #2
 80049c4:	440b      	add	r3, r1
 80049c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80049ca:	3301      	adds	r3, #1
 80049cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	6809      	ldr	r1, [r1, #0]
 80049d8:	4313      	orrs	r3, r2
 80049da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69da      	ldr	r2, [r3, #28]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6911      	ldr	r1, [r2, #16]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	68d2      	ldr	r2, [r2, #12]
 8004a0e:	4311      	orrs	r1, r2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6812      	ldr	r2, [r2, #0]
 8004a14:	430b      	orrs	r3, r1
 8004a16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	695a      	ldr	r2, [r3, #20]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	000186a0 	.word	0x000186a0
 8004a70:	001e847f 	.word	0x001e847f
 8004a74:	003d08ff 	.word	0x003d08ff
 8004a78:	431bde83 	.word	0x431bde83
 8004a7c:	10624dd3 	.word	0x10624dd3

08004a80 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af02      	add	r7, sp, #8
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	607a      	str	r2, [r7, #4]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	817b      	strh	r3, [r7, #10]
 8004a90:	4613      	mov	r3, r2
 8004a92:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a94:	f7ff fbee 	bl	8004274 <HAL_GetTick>
 8004a98:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	f040 80e0 	bne.w	8004c68 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	2319      	movs	r3, #25
 8004aae:	2201      	movs	r2, #1
 8004ab0:	4970      	ldr	r1, [pc, #448]	@ (8004c74 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f000 fc64 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	e0d3      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d101      	bne.n	8004ad0 <HAL_I2C_Master_Transmit+0x50>
 8004acc:	2302      	movs	r3, #2
 8004ace:	e0cc      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d007      	beq.n	8004af6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f042 0201 	orr.w	r2, r2, #1
 8004af4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	@ 0x21
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2210      	movs	r2, #16
 8004b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	893a      	ldrh	r2, [r7, #8]
 8004b26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a50      	ldr	r2, [pc, #320]	@ (8004c78 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b38:	8979      	ldrh	r1, [r7, #10]
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	6a3a      	ldr	r2, [r7, #32]
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 face 	bl	80050e0 <I2C_MasterRequestWrite>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e08d      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b4e:	2300      	movs	r3, #0
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	613b      	str	r3, [r7, #16]
 8004b62:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b64:	e066      	b.n	8004c34 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	6a39      	ldr	r1, [r7, #32]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 fd22 	bl	80055b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00d      	beq.n	8004b92 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d107      	bne.n	8004b8e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e06b      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	781a      	ldrb	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	1c5a      	adds	r2, r3, #1
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	f003 0304 	and.w	r3, r3, #4
 8004bcc:	2b04      	cmp	r3, #4
 8004bce:	d11b      	bne.n	8004c08 <HAL_I2C_Master_Transmit+0x188>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d017      	beq.n	8004c08 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	781a      	ldrb	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	1c5a      	adds	r2, r3, #1
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c00:	3b01      	subs	r3, #1
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	6a39      	ldr	r1, [r7, #32]
 8004c0c:	68f8      	ldr	r0, [r7, #12]
 8004c0e:	f000 fd19 	bl	8005644 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00d      	beq.n	8004c34 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d107      	bne.n	8004c30 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c2e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e01a      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d194      	bne.n	8004b66 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c64:	2300      	movs	r3, #0
 8004c66:	e000      	b.n	8004c6a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c68:	2302      	movs	r3, #2
  }
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3718      	adds	r7, #24
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	00100002 	.word	0x00100002
 8004c78:	ffff0000 	.word	0xffff0000

08004c7c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08c      	sub	sp, #48	@ 0x30
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	607a      	str	r2, [r7, #4]
 8004c86:	461a      	mov	r2, r3
 8004c88:	460b      	mov	r3, r1
 8004c8a:	817b      	strh	r3, [r7, #10]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c90:	f7ff faf0 	bl	8004274 <HAL_GetTick>
 8004c94:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b20      	cmp	r3, #32
 8004ca0:	f040 8217 	bne.w	80050d2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	2319      	movs	r3, #25
 8004caa:	2201      	movs	r2, #1
 8004cac:	497c      	ldr	r1, [pc, #496]	@ (8004ea0 <HAL_I2C_Master_Receive+0x224>)
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 fb66 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	e20a      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_I2C_Master_Receive+0x50>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e203      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d007      	beq.n	8004cf2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2222      	movs	r2, #34	@ 0x22
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	893a      	ldrh	r2, [r7, #8]
 8004d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4a5c      	ldr	r2, [pc, #368]	@ (8004ea4 <HAL_I2C_Master_Receive+0x228>)
 8004d32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d34:	8979      	ldrh	r1, [r7, #10]
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 fa52 	bl	80051e4 <I2C_MasterRequestRead>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e1c4      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d113      	bne.n	8004d7a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d52:	2300      	movs	r3, #0
 8004d54:	623b      	str	r3, [r7, #32]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	623b      	str	r3, [r7, #32]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	623b      	str	r3, [r7, #32]
 8004d66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	e198      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d11b      	bne.n	8004dba <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d92:	2300      	movs	r3, #0
 8004d94:	61fb      	str	r3, [r7, #28]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	61fb      	str	r3, [r7, #28]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	61fb      	str	r3, [r7, #28]
 8004da6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	e178      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d11b      	bne.n	8004dfa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dd0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004de0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de2:	2300      	movs	r3, #0
 8004de4:	61bb      	str	r3, [r7, #24]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	61bb      	str	r3, [r7, #24]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	61bb      	str	r3, [r7, #24]
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	e158      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e20:	e144      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e26:	2b03      	cmp	r3, #3
 8004e28:	f200 80f1 	bhi.w	800500e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d123      	bne.n	8004e7c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fc4b 	bl	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e145      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e7a:	e117      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d14e      	bne.n	8004f22 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	4906      	ldr	r1, [pc, #24]	@ (8004ea8 <HAL_I2C_Master_Receive+0x22c>)
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 fa76 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d008      	beq.n	8004eac <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e11a      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
 8004e9e:	bf00      	nop
 8004ea0:	00100002 	.word	0x00100002
 8004ea4:	ffff0000 	.word	0xffff0000
 8004ea8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	691a      	ldr	r2, [r3, #16]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f20:	e0c4      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	2200      	movs	r2, #0
 8004f2a:	496c      	ldr	r1, [pc, #432]	@ (80050dc <HAL_I2C_Master_Receive+0x460>)
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 fa27 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e0cb      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691a      	ldr	r2, [r3, #16]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	b2d2      	uxtb	r2, r2
 8004f58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	3b01      	subs	r3, #1
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	2200      	movs	r2, #0
 8004f86:	4955      	ldr	r1, [pc, #340]	@ (80050dc <HAL_I2C_Master_Receive+0x460>)
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 f9f9 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e09d      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fa6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691a      	ldr	r2, [r3, #16]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	691a      	ldr	r2, [r3, #16]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe4:	b2d2      	uxtb	r2, r2
 8004fe6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005002:	b29b      	uxth	r3, r3
 8005004:	3b01      	subs	r3, #1
 8005006:	b29a      	uxth	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800500c:	e04e      	b.n	80050ac <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800500e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005010:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fb5e 	bl	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e058      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b04      	cmp	r3, #4
 8005060:	d124      	bne.n	80050ac <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005066:	2b03      	cmp	r3, #3
 8005068:	d107      	bne.n	800507a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005078:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	691a      	ldr	r2, [r3, #16]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	b2d2      	uxtb	r2, r2
 8005086:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	1c5a      	adds	r2, r3, #1
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005096:	3b01      	subs	r3, #1
 8005098:	b29a      	uxth	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	3b01      	subs	r3, #1
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f47f aeb6 	bne.w	8004e22 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	e000      	b.n	80050d4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80050d2:	2302      	movs	r3, #2
  }
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3728      	adds	r7, #40	@ 0x28
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	00010004 	.word	0x00010004

080050e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b088      	sub	sp, #32
 80050e4:	af02      	add	r7, sp, #8
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	460b      	mov	r3, r1
 80050ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d006      	beq.n	800510a <I2C_MasterRequestWrite+0x2a>
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d003      	beq.n	800510a <I2C_MasterRequestWrite+0x2a>
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005108:	d108      	bne.n	800511c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	e00b      	b.n	8005134 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005120:	2b12      	cmp	r3, #18
 8005122:	d107      	bne.n	8005134 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005132:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f91d 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00d      	beq.n	8005168 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005156:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800515a:	d103      	bne.n	8005164 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005162:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e035      	b.n	80051d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005170:	d108      	bne.n	8005184 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005172:	897b      	ldrh	r3, [r7, #10]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	461a      	mov	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005180:	611a      	str	r2, [r3, #16]
 8005182:	e01b      	b.n	80051bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005184:	897b      	ldrh	r3, [r7, #10]
 8005186:	11db      	asrs	r3, r3, #7
 8005188:	b2db      	uxtb	r3, r3
 800518a:	f003 0306 	and.w	r3, r3, #6
 800518e:	b2db      	uxtb	r3, r3
 8005190:	f063 030f 	orn	r3, r3, #15
 8005194:	b2da      	uxtb	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	490e      	ldr	r1, [pc, #56]	@ (80051dc <I2C_MasterRequestWrite+0xfc>)
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f966 	bl	8005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e010      	b.n	80051d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80051b2:	897b      	ldrh	r3, [r7, #10]
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	4907      	ldr	r1, [pc, #28]	@ (80051e0 <I2C_MasterRequestWrite+0x100>)
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 f956 	bl	8005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3718      	adds	r7, #24
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	00010008 	.word	0x00010008
 80051e0:	00010002 	.word	0x00010002

080051e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b088      	sub	sp, #32
 80051e8:	af02      	add	r7, sp, #8
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	607a      	str	r2, [r7, #4]
 80051ee:	603b      	str	r3, [r7, #0]
 80051f0:	460b      	mov	r3, r1
 80051f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005208:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2b08      	cmp	r3, #8
 800520e:	d006      	beq.n	800521e <I2C_MasterRequestRead+0x3a>
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d003      	beq.n	800521e <I2C_MasterRequestRead+0x3a>
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800521c:	d108      	bne.n	8005230 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e00b      	b.n	8005248 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005234:	2b11      	cmp	r3, #17
 8005236:	d107      	bne.n	8005248 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005246:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 f893 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00d      	beq.n	800527c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800526a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800526e:	d103      	bne.n	8005278 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005276:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e079      	b.n	8005370 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005284:	d108      	bne.n	8005298 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005286:	897b      	ldrh	r3, [r7, #10]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	b2da      	uxtb	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	611a      	str	r2, [r3, #16]
 8005296:	e05f      	b.n	8005358 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005298:	897b      	ldrh	r3, [r7, #10]
 800529a:	11db      	asrs	r3, r3, #7
 800529c:	b2db      	uxtb	r3, r3
 800529e:	f003 0306 	and.w	r3, r3, #6
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	f063 030f 	orn	r3, r3, #15
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	4930      	ldr	r1, [pc, #192]	@ (8005378 <I2C_MasterRequestRead+0x194>)
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 f8dc 	bl	8005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e054      	b.n	8005370 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052c6:	897b      	ldrh	r3, [r7, #10]
 80052c8:	b2da      	uxtb	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	4929      	ldr	r1, [pc, #164]	@ (800537c <I2C_MasterRequestRead+0x198>)
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 f8cc 	bl	8005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e044      	b.n	8005370 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052e6:	2300      	movs	r3, #0
 80052e8:	613b      	str	r3, [r7, #16]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800530a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	9300      	str	r3, [sp, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 f831 	bl	8005380 <I2C_WaitOnFlagUntilTimeout>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d00d      	beq.n	8005340 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800532e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005332:	d103      	bne.n	800533c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800533a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e017      	b.n	8005370 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005340:	897b      	ldrh	r3, [r7, #10]
 8005342:	11db      	asrs	r3, r3, #7
 8005344:	b2db      	uxtb	r3, r3
 8005346:	f003 0306 	and.w	r3, r3, #6
 800534a:	b2db      	uxtb	r3, r3
 800534c:	f063 030e 	orn	r3, r3, #14
 8005350:	b2da      	uxtb	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	4907      	ldr	r1, [pc, #28]	@ (800537c <I2C_MasterRequestRead+0x198>)
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 f888 	bl	8005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3718      	adds	r7, #24
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	00010008 	.word	0x00010008
 800537c:	00010002 	.word	0x00010002

08005380 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	4613      	mov	r3, r2
 800538e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005390:	e048      	b.n	8005424 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005398:	d044      	beq.n	8005424 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800539a:	f7fe ff6b 	bl	8004274 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d302      	bcc.n	80053b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d139      	bne.n	8005424 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	0c1b      	lsrs	r3, r3, #16
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d10d      	bne.n	80053d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	43da      	mvns	r2, r3
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	4013      	ands	r3, r2
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	bf0c      	ite	eq
 80053cc:	2301      	moveq	r3, #1
 80053ce:	2300      	movne	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	461a      	mov	r2, r3
 80053d4:	e00c      	b.n	80053f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	43da      	mvns	r2, r3
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	4013      	ands	r3, r2
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d116      	bne.n	8005424 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005410:	f043 0220 	orr.w	r2, r3, #32
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e023      	b.n	800546c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	0c1b      	lsrs	r3, r3, #16
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b01      	cmp	r3, #1
 800542c:	d10d      	bne.n	800544a <I2C_WaitOnFlagUntilTimeout+0xca>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	43da      	mvns	r2, r3
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4013      	ands	r3, r2
 800543a:	b29b      	uxth	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	bf0c      	ite	eq
 8005440:	2301      	moveq	r3, #1
 8005442:	2300      	movne	r3, #0
 8005444:	b2db      	uxtb	r3, r3
 8005446:	461a      	mov	r2, r3
 8005448:	e00c      	b.n	8005464 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	43da      	mvns	r2, r3
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	4013      	ands	r3, r2
 8005456:	b29b      	uxth	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	bf0c      	ite	eq
 800545c:	2301      	moveq	r3, #1
 800545e:	2300      	movne	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	461a      	mov	r2, r3
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	429a      	cmp	r2, r3
 8005468:	d093      	beq.n	8005392 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005482:	e071      	b.n	8005568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800548e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005492:	d123      	bne.n	80054dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80054ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c8:	f043 0204 	orr.w	r2, r3, #4
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e067      	b.n	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e2:	d041      	beq.n	8005568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e4:	f7fe fec6 	bl	8004274 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d302      	bcc.n	80054fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d136      	bne.n	8005568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	0c1b      	lsrs	r3, r3, #16
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b01      	cmp	r3, #1
 8005502:	d10c      	bne.n	800551e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	43da      	mvns	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	4013      	ands	r3, r2
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	bf14      	ite	ne
 8005516:	2301      	movne	r3, #1
 8005518:	2300      	moveq	r3, #0
 800551a:	b2db      	uxtb	r3, r3
 800551c:	e00b      	b.n	8005536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	43da      	mvns	r2, r3
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	4013      	ands	r3, r2
 800552a:	b29b      	uxth	r3, r3
 800552c:	2b00      	cmp	r3, #0
 800552e:	bf14      	ite	ne
 8005530:	2301      	movne	r3, #1
 8005532:	2300      	moveq	r3, #0
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d016      	beq.n	8005568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005554:	f043 0220 	orr.w	r2, r3, #32
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e021      	b.n	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	0c1b      	lsrs	r3, r3, #16
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	d10c      	bne.n	800558c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	43da      	mvns	r2, r3
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	4013      	ands	r3, r2
 800557e:	b29b      	uxth	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	bf14      	ite	ne
 8005584:	2301      	movne	r3, #1
 8005586:	2300      	moveq	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	e00b      	b.n	80055a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	43da      	mvns	r2, r3
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	4013      	ands	r3, r2
 8005598:	b29b      	uxth	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	bf14      	ite	ne
 800559e:	2301      	movne	r3, #1
 80055a0:	2300      	moveq	r3, #0
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f47f af6d 	bne.w	8005484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055c0:	e034      	b.n	800562c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f8e3 	bl	800578e <I2C_IsAcknowledgeFailed>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e034      	b.n	800563c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d8:	d028      	beq.n	800562c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055da:	f7fe fe4b 	bl	8004274 <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	68ba      	ldr	r2, [r7, #8]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d302      	bcc.n	80055f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d11d      	bne.n	800562c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055fa:	2b80      	cmp	r3, #128	@ 0x80
 80055fc:	d016      	beq.n	800562c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2220      	movs	r2, #32
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	f043 0220 	orr.w	r2, r3, #32
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e007      	b.n	800563c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005636:	2b80      	cmp	r3, #128	@ 0x80
 8005638:	d1c3      	bne.n	80055c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005650:	e034      	b.n	80056bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f000 f89b 	bl	800578e <I2C_IsAcknowledgeFailed>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e034      	b.n	80056cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005668:	d028      	beq.n	80056bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800566a:	f7fe fe03 	bl	8004274 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	429a      	cmp	r2, r3
 8005678:	d302      	bcc.n	8005680 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d11d      	bne.n	80056bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	2b04      	cmp	r3, #4
 800568c:	d016      	beq.n	80056bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a8:	f043 0220 	orr.w	r2, r3, #32
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e007      	b.n	80056cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	d1c3      	bne.n	8005652 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056e0:	e049      	b.n	8005776 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	f003 0310 	and.w	r3, r3, #16
 80056ec:	2b10      	cmp	r3, #16
 80056ee:	d119      	bne.n	8005724 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0210 	mvn.w	r2, #16
 80056f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e030      	b.n	8005786 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005724:	f7fe fda6 	bl	8004274 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	429a      	cmp	r2, r3
 8005732:	d302      	bcc.n	800573a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d11d      	bne.n	8005776 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	695b      	ldr	r3, [r3, #20]
 8005740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005744:	2b40      	cmp	r3, #64	@ 0x40
 8005746:	d016      	beq.n	8005776 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2220      	movs	r2, #32
 8005752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	f043 0220 	orr.w	r2, r3, #32
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e007      	b.n	8005786 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005780:	2b40      	cmp	r3, #64	@ 0x40
 8005782:	d1ae      	bne.n	80056e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800578e:	b480      	push	{r7}
 8005790:	b083      	sub	sp, #12
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057a4:	d11b      	bne.n	80057de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	f043 0204 	orr.w	r2, r3, #4
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b20      	cmp	r3, #32
 8005800:	d129      	bne.n	8005856 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2224      	movs	r2, #36	@ 0x24
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0201 	bic.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0210 	bic.w	r2, r2, #16
 8005828:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0201 	orr.w	r2, r2, #1
 8005848:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	e000      	b.n	8005858 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005856:	2302      	movs	r3, #2
  }
}
 8005858:	4618      	mov	r0, r3
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800586e:	2300      	movs	r3, #0
 8005870:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b20      	cmp	r3, #32
 800587c:	d12a      	bne.n	80058d4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2224      	movs	r2, #36	@ 0x24
 8005882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 0201 	bic.w	r2, r2, #1
 8005894:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800589e:	89fb      	ldrh	r3, [r7, #14]
 80058a0:	f023 030f 	bic.w	r3, r3, #15
 80058a4:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	89fb      	ldrh	r3, [r7, #14]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	89fa      	ldrh	r2, [r7, #14]
 80058b6:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0201 	orr.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e000      	b.n	80058d6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80058d4:	2302      	movs	r3, #2
  }
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
	...

080058e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80058ea:	2300      	movs	r3, #0
 80058ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80058ee:	2300      	movs	r3, #0
 80058f0:	603b      	str	r3, [r7, #0]
 80058f2:	4b20      	ldr	r3, [pc, #128]	@ (8005974 <HAL_PWREx_EnableOverDrive+0x90>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005974 <HAL_PWREx_EnableOverDrive+0x90>)
 80058f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80058fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005974 <HAL_PWREx_EnableOverDrive+0x90>)
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800590a:	4b1b      	ldr	r3, [pc, #108]	@ (8005978 <HAL_PWREx_EnableOverDrive+0x94>)
 800590c:	2201      	movs	r2, #1
 800590e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005910:	f7fe fcb0 	bl	8004274 <HAL_GetTick>
 8005914:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005916:	e009      	b.n	800592c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005918:	f7fe fcac 	bl	8004274 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005926:	d901      	bls.n	800592c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e01f      	b.n	800596c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800592c:	4b13      	ldr	r3, [pc, #76]	@ (800597c <HAL_PWREx_EnableOverDrive+0x98>)
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005938:	d1ee      	bne.n	8005918 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800593a:	4b11      	ldr	r3, [pc, #68]	@ (8005980 <HAL_PWREx_EnableOverDrive+0x9c>)
 800593c:	2201      	movs	r2, #1
 800593e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005940:	f7fe fc98 	bl	8004274 <HAL_GetTick>
 8005944:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005946:	e009      	b.n	800595c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005948:	f7fe fc94 	bl	8004274 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005956:	d901      	bls.n	800595c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e007      	b.n	800596c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800595c:	4b07      	ldr	r3, [pc, #28]	@ (800597c <HAL_PWREx_EnableOverDrive+0x98>)
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005968:	d1ee      	bne.n	8005948 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	40023800 	.word	0x40023800
 8005978:	420e0040 	.word	0x420e0040
 800597c:	40007000 	.word	0x40007000
 8005980:	420e0044 	.word	0x420e0044

08005984 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e267      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d075      	beq.n	8005a8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059a2:	4b88      	ldr	r3, [pc, #544]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f003 030c 	and.w	r3, r3, #12
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d00c      	beq.n	80059c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ae:	4b85      	ldr	r3, [pc, #532]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059b6:	2b08      	cmp	r3, #8
 80059b8:	d112      	bne.n	80059e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ba:	4b82      	ldr	r3, [pc, #520]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059c6:	d10b      	bne.n	80059e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c8:	4b7e      	ldr	r3, [pc, #504]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d05b      	beq.n	8005a8c <HAL_RCC_OscConfig+0x108>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d157      	bne.n	8005a8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e242      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e8:	d106      	bne.n	80059f8 <HAL_RCC_OscConfig+0x74>
 80059ea:	4b76      	ldr	r3, [pc, #472]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a75      	ldr	r2, [pc, #468]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 80059f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	e01d      	b.n	8005a34 <HAL_RCC_OscConfig+0xb0>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a00:	d10c      	bne.n	8005a1c <HAL_RCC_OscConfig+0x98>
 8005a02:	4b70      	ldr	r3, [pc, #448]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a6f      	ldr	r2, [pc, #444]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a0c:	6013      	str	r3, [r2, #0]
 8005a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a6c      	ldr	r2, [pc, #432]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	e00b      	b.n	8005a34 <HAL_RCC_OscConfig+0xb0>
 8005a1c:	4b69      	ldr	r3, [pc, #420]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a68      	ldr	r2, [pc, #416]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a26:	6013      	str	r3, [r2, #0]
 8005a28:	4b66      	ldr	r3, [pc, #408]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a65      	ldr	r2, [pc, #404]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d013      	beq.n	8005a64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a3c:	f7fe fc1a 	bl	8004274 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a42:	e008      	b.n	8005a56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a44:	f7fe fc16 	bl	8004274 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b64      	cmp	r3, #100	@ 0x64
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e207      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a56:	4b5b      	ldr	r3, [pc, #364]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d0f0      	beq.n	8005a44 <HAL_RCC_OscConfig+0xc0>
 8005a62:	e014      	b.n	8005a8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a64:	f7fe fc06 	bl	8004274 <HAL_GetTick>
 8005a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a6c:	f7fe fc02 	bl	8004274 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b64      	cmp	r3, #100	@ 0x64
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e1f3      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a7e:	4b51      	ldr	r3, [pc, #324]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f0      	bne.n	8005a6c <HAL_RCC_OscConfig+0xe8>
 8005a8a:	e000      	b.n	8005a8e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d063      	beq.n	8005b62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 030c 	and.w	r3, r3, #12
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00b      	beq.n	8005abe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aa6:	4b47      	ldr	r3, [pc, #284]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005aae:	2b08      	cmp	r3, #8
 8005ab0:	d11c      	bne.n	8005aec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ab2:	4b44      	ldr	r3, [pc, #272]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d116      	bne.n	8005aec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005abe:	4b41      	ldr	r3, [pc, #260]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d005      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x152>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d001      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e1c7      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	4937      	ldr	r1, [pc, #220]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aea:	e03a      	b.n	8005b62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d020      	beq.n	8005b36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005af4:	4b34      	ldr	r3, [pc, #208]	@ (8005bc8 <HAL_RCC_OscConfig+0x244>)
 8005af6:	2201      	movs	r2, #1
 8005af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afa:	f7fe fbbb 	bl	8004274 <HAL_GetTick>
 8005afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b00:	e008      	b.n	8005b14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b02:	f7fe fbb7 	bl	8004274 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e1a8      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b14:	4b2b      	ldr	r3, [pc, #172]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b20:	4b28      	ldr	r3, [pc, #160]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	00db      	lsls	r3, r3, #3
 8005b2e:	4925      	ldr	r1, [pc, #148]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	600b      	str	r3, [r1, #0]
 8005b34:	e015      	b.n	8005b62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b36:	4b24      	ldr	r3, [pc, #144]	@ (8005bc8 <HAL_RCC_OscConfig+0x244>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3c:	f7fe fb9a 	bl	8004274 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b44:	f7fe fb96 	bl	8004274 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e187      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b56:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d036      	beq.n	8005bdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d016      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b76:	4b15      	ldr	r3, [pc, #84]	@ (8005bcc <HAL_RCC_OscConfig+0x248>)
 8005b78:	2201      	movs	r2, #1
 8005b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b7c:	f7fe fb7a 	bl	8004274 <HAL_GetTick>
 8005b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b82:	e008      	b.n	8005b96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b84:	f7fe fb76 	bl	8004274 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e167      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b96:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc4 <HAL_RCC_OscConfig+0x240>)
 8005b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d0f0      	beq.n	8005b84 <HAL_RCC_OscConfig+0x200>
 8005ba2:	e01b      	b.n	8005bdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ba4:	4b09      	ldr	r3, [pc, #36]	@ (8005bcc <HAL_RCC_OscConfig+0x248>)
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005baa:	f7fe fb63 	bl	8004274 <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bb0:	e00e      	b.n	8005bd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bb2:	f7fe fb5f 	bl	8004274 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d907      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e150      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
 8005bc4:	40023800 	.word	0x40023800
 8005bc8:	42470000 	.word	0x42470000
 8005bcc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd0:	4b88      	ldr	r3, [pc, #544]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1ea      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0304 	and.w	r3, r3, #4
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8097 	beq.w	8005d18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bea:	2300      	movs	r3, #0
 8005bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bee:	4b81      	ldr	r3, [pc, #516]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10f      	bne.n	8005c1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60bb      	str	r3, [r7, #8]
 8005bfe:	4b7d      	ldr	r3, [pc, #500]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c02:	4a7c      	ldr	r2, [pc, #496]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c0a:	4b7a      	ldr	r3, [pc, #488]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c12:	60bb      	str	r3, [r7, #8]
 8005c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c16:	2301      	movs	r3, #1
 8005c18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c1a:	4b77      	ldr	r3, [pc, #476]	@ (8005df8 <HAL_RCC_OscConfig+0x474>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d118      	bne.n	8005c58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c26:	4b74      	ldr	r3, [pc, #464]	@ (8005df8 <HAL_RCC_OscConfig+0x474>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a73      	ldr	r2, [pc, #460]	@ (8005df8 <HAL_RCC_OscConfig+0x474>)
 8005c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c32:	f7fe fb1f 	bl	8004274 <HAL_GetTick>
 8005c36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c38:	e008      	b.n	8005c4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c3a:	f7fe fb1b 	bl	8004274 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e10c      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8005df8 <HAL_RCC_OscConfig+0x474>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f0      	beq.n	8005c3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d106      	bne.n	8005c6e <HAL_RCC_OscConfig+0x2ea>
 8005c60:	4b64      	ldr	r3, [pc, #400]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c64:	4a63      	ldr	r2, [pc, #396]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c66:	f043 0301 	orr.w	r3, r3, #1
 8005c6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c6c:	e01c      	b.n	8005ca8 <HAL_RCC_OscConfig+0x324>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b05      	cmp	r3, #5
 8005c74:	d10c      	bne.n	8005c90 <HAL_RCC_OscConfig+0x30c>
 8005c76:	4b5f      	ldr	r3, [pc, #380]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7a:	4a5e      	ldr	r2, [pc, #376]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c7c:	f043 0304 	orr.w	r3, r3, #4
 8005c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c82:	4b5c      	ldr	r3, [pc, #368]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c86:	4a5b      	ldr	r2, [pc, #364]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c88:	f043 0301 	orr.w	r3, r3, #1
 8005c8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c8e:	e00b      	b.n	8005ca8 <HAL_RCC_OscConfig+0x324>
 8005c90:	4b58      	ldr	r3, [pc, #352]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c94:	4a57      	ldr	r2, [pc, #348]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c96:	f023 0301 	bic.w	r3, r3, #1
 8005c9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c9c:	4b55      	ldr	r3, [pc, #340]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca0:	4a54      	ldr	r2, [pc, #336]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005ca2:	f023 0304 	bic.w	r3, r3, #4
 8005ca6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d015      	beq.n	8005cdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb0:	f7fe fae0 	bl	8004274 <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cb6:	e00a      	b.n	8005cce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cb8:	f7fe fadc 	bl	8004274 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d901      	bls.n	8005cce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e0cb      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cce:	4b49      	ldr	r3, [pc, #292]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0ee      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x334>
 8005cda:	e014      	b.n	8005d06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cdc:	f7fe faca 	bl	8004274 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ce2:	e00a      	b.n	8005cfa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce4:	f7fe fac6 	bl	8004274 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e0b5      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1ee      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d105      	bne.n	8005d18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d0c:	4b39      	ldr	r3, [pc, #228]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d10:	4a38      	ldr	r2, [pc, #224]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 80a1 	beq.w	8005e64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d22:	4b34      	ldr	r3, [pc, #208]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 030c 	and.w	r3, r3, #12
 8005d2a:	2b08      	cmp	r3, #8
 8005d2c:	d05c      	beq.n	8005de8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d141      	bne.n	8005dba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d36:	4b31      	ldr	r3, [pc, #196]	@ (8005dfc <HAL_RCC_OscConfig+0x478>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d3c:	f7fe fa9a 	bl	8004274 <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d42:	e008      	b.n	8005d56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d44:	f7fe fa96 	bl	8004274 <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e087      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d56:	4b27      	ldr	r3, [pc, #156]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1f0      	bne.n	8005d44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	69da      	ldr	r2, [r3, #28]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d70:	019b      	lsls	r3, r3, #6
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d78:	085b      	lsrs	r3, r3, #1
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	041b      	lsls	r3, r3, #16
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d84:	061b      	lsls	r3, r3, #24
 8005d86:	491b      	ldr	r1, [pc, #108]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005dfc <HAL_RCC_OscConfig+0x478>)
 8005d8e:	2201      	movs	r2, #1
 8005d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d92:	f7fe fa6f 	bl	8004274 <HAL_GetTick>
 8005d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d98:	e008      	b.n	8005dac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d9a:	f7fe fa6b 	bl	8004274 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e05c      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dac:	4b11      	ldr	r3, [pc, #68]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0f0      	beq.n	8005d9a <HAL_RCC_OscConfig+0x416>
 8005db8:	e054      	b.n	8005e64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dba:	4b10      	ldr	r3, [pc, #64]	@ (8005dfc <HAL_RCC_OscConfig+0x478>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc0:	f7fe fa58 	bl	8004274 <HAL_GetTick>
 8005dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dc6:	e008      	b.n	8005dda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dc8:	f7fe fa54 	bl	8004274 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e045      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dda:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <HAL_RCC_OscConfig+0x470>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1f0      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x444>
 8005de6:	e03d      	b.n	8005e64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d107      	bne.n	8005e00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e038      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
 8005df4:	40023800 	.word	0x40023800
 8005df8:	40007000 	.word	0x40007000
 8005dfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e00:	4b1b      	ldr	r3, [pc, #108]	@ (8005e70 <HAL_RCC_OscConfig+0x4ec>)
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d028      	beq.n	8005e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d121      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d11a      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e30:	4013      	ands	r3, r2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d111      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	085b      	lsrs	r3, r3, #1
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d107      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d001      	beq.n	8005e64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e000      	b.n	8005e66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	40023800 	.word	0x40023800

08005e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e0cc      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e88:	4b68      	ldr	r3, [pc, #416]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 030f 	and.w	r3, r3, #15
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d90c      	bls.n	8005eb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e96:	4b65      	ldr	r3, [pc, #404]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	b2d2      	uxtb	r2, r2
 8005e9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9e:	4b63      	ldr	r3, [pc, #396]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e0b8      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d020      	beq.n	8005efe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d005      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ec8:	4b59      	ldr	r3, [pc, #356]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	4a58      	ldr	r2, [pc, #352]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005ece:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ed2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d005      	beq.n	8005eec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ee0:	4b53      	ldr	r3, [pc, #332]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	4a52      	ldr	r2, [pc, #328]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005eea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eec:	4b50      	ldr	r3, [pc, #320]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	494d      	ldr	r1, [pc, #308]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d044      	beq.n	8005f94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d107      	bne.n	8005f22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f12:	4b47      	ldr	r3, [pc, #284]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d119      	bne.n	8005f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e07f      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d003      	beq.n	8005f32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f2e:	2b03      	cmp	r3, #3
 8005f30:	d107      	bne.n	8005f42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f32:	4b3f      	ldr	r3, [pc, #252]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d109      	bne.n	8005f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e06f      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f42:	4b3b      	ldr	r3, [pc, #236]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0302 	and.w	r3, r3, #2
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e067      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f52:	4b37      	ldr	r3, [pc, #220]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f023 0203 	bic.w	r2, r3, #3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	4934      	ldr	r1, [pc, #208]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f64:	f7fe f986 	bl	8004274 <HAL_GetTick>
 8005f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f6a:	e00a      	b.n	8005f82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f6c:	f7fe f982 	bl	8004274 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e04f      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f82:	4b2b      	ldr	r3, [pc, #172]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 020c 	and.w	r2, r3, #12
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d1eb      	bne.n	8005f6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f94:	4b25      	ldr	r3, [pc, #148]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 030f 	and.w	r3, r3, #15
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d20c      	bcs.n	8005fbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fa2:	4b22      	ldr	r3, [pc, #136]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	b2d2      	uxtb	r2, r2
 8005fa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005faa:	4b20      	ldr	r3, [pc, #128]	@ (800602c <HAL_RCC_ClockConfig+0x1b8>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 030f 	and.w	r3, r3, #15
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d001      	beq.n	8005fbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e032      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d008      	beq.n	8005fda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fc8:	4b19      	ldr	r3, [pc, #100]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	4916      	ldr	r1, [pc, #88]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0308 	and.w	r3, r3, #8
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d009      	beq.n	8005ffa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fe6:	4b12      	ldr	r3, [pc, #72]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	00db      	lsls	r3, r3, #3
 8005ff4:	490e      	ldr	r1, [pc, #56]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ffa:	f000 f821 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 8005ffe:	4602      	mov	r2, r0
 8006000:	4b0b      	ldr	r3, [pc, #44]	@ (8006030 <HAL_RCC_ClockConfig+0x1bc>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	091b      	lsrs	r3, r3, #4
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	490a      	ldr	r1, [pc, #40]	@ (8006034 <HAL_RCC_ClockConfig+0x1c0>)
 800600c:	5ccb      	ldrb	r3, [r1, r3]
 800600e:	fa22 f303 	lsr.w	r3, r2, r3
 8006012:	4a09      	ldr	r2, [pc, #36]	@ (8006038 <HAL_RCC_ClockConfig+0x1c4>)
 8006014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006016:	4b09      	ldr	r3, [pc, #36]	@ (800603c <HAL_RCC_ClockConfig+0x1c8>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4618      	mov	r0, r3
 800601c:	f7fe f8e6 	bl	80041ec <HAL_InitTick>

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40023c00 	.word	0x40023c00
 8006030:	40023800 	.word	0x40023800
 8006034:	080062a8 	.word	0x080062a8
 8006038:	2000002c 	.word	0x2000002c
 800603c:	20000030 	.word	0x20000030

08006040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006044:	b090      	sub	sp, #64	@ 0x40
 8006046:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800604c:	2300      	movs	r3, #0
 800604e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006050:	2300      	movs	r3, #0
 8006052:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006058:	4b59      	ldr	r3, [pc, #356]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 030c 	and.w	r3, r3, #12
 8006060:	2b08      	cmp	r3, #8
 8006062:	d00d      	beq.n	8006080 <HAL_RCC_GetSysClockFreq+0x40>
 8006064:	2b08      	cmp	r3, #8
 8006066:	f200 80a1 	bhi.w	80061ac <HAL_RCC_GetSysClockFreq+0x16c>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_RCC_GetSysClockFreq+0x34>
 800606e:	2b04      	cmp	r3, #4
 8006070:	d003      	beq.n	800607a <HAL_RCC_GetSysClockFreq+0x3a>
 8006072:	e09b      	b.n	80061ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006074:	4b53      	ldr	r3, [pc, #332]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006076:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006078:	e09b      	b.n	80061b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800607a:	4b53      	ldr	r3, [pc, #332]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800607c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800607e:	e098      	b.n	80061b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006080:	4b4f      	ldr	r3, [pc, #316]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006088:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800608a:	4b4d      	ldr	r3, [pc, #308]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d028      	beq.n	80060e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006096:	4b4a      	ldr	r3, [pc, #296]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	099b      	lsrs	r3, r3, #6
 800609c:	2200      	movs	r2, #0
 800609e:	623b      	str	r3, [r7, #32]
 80060a0:	627a      	str	r2, [r7, #36]	@ 0x24
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80060a8:	2100      	movs	r1, #0
 80060aa:	4b47      	ldr	r3, [pc, #284]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80060ac:	fb03 f201 	mul.w	r2, r3, r1
 80060b0:	2300      	movs	r3, #0
 80060b2:	fb00 f303 	mul.w	r3, r0, r3
 80060b6:	4413      	add	r3, r2
 80060b8:	4a43      	ldr	r2, [pc, #268]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80060ba:	fba0 1202 	umull	r1, r2, r0, r2
 80060be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060c0:	460a      	mov	r2, r1
 80060c2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80060c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060c6:	4413      	add	r3, r2
 80060c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060cc:	2200      	movs	r2, #0
 80060ce:	61bb      	str	r3, [r7, #24]
 80060d0:	61fa      	str	r2, [r7, #28]
 80060d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80060da:	f7fa fa95 	bl	8000608 <__aeabi_uldivmod>
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	4613      	mov	r3, r2
 80060e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060e6:	e053      	b.n	8006190 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060e8:	4b35      	ldr	r3, [pc, #212]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	099b      	lsrs	r3, r3, #6
 80060ee:	2200      	movs	r2, #0
 80060f0:	613b      	str	r3, [r7, #16]
 80060f2:	617a      	str	r2, [r7, #20]
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80060fa:	f04f 0b00 	mov.w	fp, #0
 80060fe:	4652      	mov	r2, sl
 8006100:	465b      	mov	r3, fp
 8006102:	f04f 0000 	mov.w	r0, #0
 8006106:	f04f 0100 	mov.w	r1, #0
 800610a:	0159      	lsls	r1, r3, #5
 800610c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006110:	0150      	lsls	r0, r2, #5
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	ebb2 080a 	subs.w	r8, r2, sl
 800611a:	eb63 090b 	sbc.w	r9, r3, fp
 800611e:	f04f 0200 	mov.w	r2, #0
 8006122:	f04f 0300 	mov.w	r3, #0
 8006126:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800612a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800612e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006132:	ebb2 0408 	subs.w	r4, r2, r8
 8006136:	eb63 0509 	sbc.w	r5, r3, r9
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	f04f 0300 	mov.w	r3, #0
 8006142:	00eb      	lsls	r3, r5, #3
 8006144:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006148:	00e2      	lsls	r2, r4, #3
 800614a:	4614      	mov	r4, r2
 800614c:	461d      	mov	r5, r3
 800614e:	eb14 030a 	adds.w	r3, r4, sl
 8006152:	603b      	str	r3, [r7, #0]
 8006154:	eb45 030b 	adc.w	r3, r5, fp
 8006158:	607b      	str	r3, [r7, #4]
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006166:	4629      	mov	r1, r5
 8006168:	028b      	lsls	r3, r1, #10
 800616a:	4621      	mov	r1, r4
 800616c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006170:	4621      	mov	r1, r4
 8006172:	028a      	lsls	r2, r1, #10
 8006174:	4610      	mov	r0, r2
 8006176:	4619      	mov	r1, r3
 8006178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800617a:	2200      	movs	r2, #0
 800617c:	60bb      	str	r3, [r7, #8]
 800617e:	60fa      	str	r2, [r7, #12]
 8006180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006184:	f7fa fa40 	bl	8000608 <__aeabi_uldivmod>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	4613      	mov	r3, r2
 800618e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006190:	4b0b      	ldr	r3, [pc, #44]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	0c1b      	lsrs	r3, r3, #16
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	3301      	adds	r3, #1
 800619c:	005b      	lsls	r3, r3, #1
 800619e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80061a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061aa:	e002      	b.n	80061b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061ac:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80061ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3740      	adds	r7, #64	@ 0x40
 80061b8:	46bd      	mov	sp, r7
 80061ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061be:	bf00      	nop
 80061c0:	40023800 	.word	0x40023800
 80061c4:	00f42400 	.word	0x00f42400
 80061c8:	017d7840 	.word	0x017d7840

080061cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061d0:	4b03      	ldr	r3, [pc, #12]	@ (80061e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80061d2:	681b      	ldr	r3, [r3, #0]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	2000002c 	.word	0x2000002c

080061e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80061e8:	f7ff fff0 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 80061ec:	4602      	mov	r2, r0
 80061ee:	4b05      	ldr	r3, [pc, #20]	@ (8006204 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	0a9b      	lsrs	r3, r3, #10
 80061f4:	f003 0307 	and.w	r3, r3, #7
 80061f8:	4903      	ldr	r1, [pc, #12]	@ (8006208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061fa:	5ccb      	ldrb	r3, [r1, r3]
 80061fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006200:	4618      	mov	r0, r3
 8006202:	bd80      	pop	{r7, pc}
 8006204:	40023800 	.word	0x40023800
 8006208:	080062b8 	.word	0x080062b8

0800620c <memset>:
 800620c:	4402      	add	r2, r0
 800620e:	4603      	mov	r3, r0
 8006210:	4293      	cmp	r3, r2
 8006212:	d100      	bne.n	8006216 <memset+0xa>
 8006214:	4770      	bx	lr
 8006216:	f803 1b01 	strb.w	r1, [r3], #1
 800621a:	e7f9      	b.n	8006210 <memset+0x4>

0800621c <__libc_init_array>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	4d0d      	ldr	r5, [pc, #52]	@ (8006254 <__libc_init_array+0x38>)
 8006220:	4c0d      	ldr	r4, [pc, #52]	@ (8006258 <__libc_init_array+0x3c>)
 8006222:	1b64      	subs	r4, r4, r5
 8006224:	10a4      	asrs	r4, r4, #2
 8006226:	2600      	movs	r6, #0
 8006228:	42a6      	cmp	r6, r4
 800622a:	d109      	bne.n	8006240 <__libc_init_array+0x24>
 800622c:	4d0b      	ldr	r5, [pc, #44]	@ (800625c <__libc_init_array+0x40>)
 800622e:	4c0c      	ldr	r4, [pc, #48]	@ (8006260 <__libc_init_array+0x44>)
 8006230:	f000 f818 	bl	8006264 <_init>
 8006234:	1b64      	subs	r4, r4, r5
 8006236:	10a4      	asrs	r4, r4, #2
 8006238:	2600      	movs	r6, #0
 800623a:	42a6      	cmp	r6, r4
 800623c:	d105      	bne.n	800624a <__libc_init_array+0x2e>
 800623e:	bd70      	pop	{r4, r5, r6, pc}
 8006240:	f855 3b04 	ldr.w	r3, [r5], #4
 8006244:	4798      	blx	r3
 8006246:	3601      	adds	r6, #1
 8006248:	e7ee      	b.n	8006228 <__libc_init_array+0xc>
 800624a:	f855 3b04 	ldr.w	r3, [r5], #4
 800624e:	4798      	blx	r3
 8006250:	3601      	adds	r6, #1
 8006252:	e7f2      	b.n	800623a <__libc_init_array+0x1e>
 8006254:	080062c8 	.word	0x080062c8
 8006258:	080062c8 	.word	0x080062c8
 800625c:	080062c8 	.word	0x080062c8
 8006260:	080062cc 	.word	0x080062cc

08006264 <_init>:
 8006264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006266:	bf00      	nop
 8006268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800626a:	bc08      	pop	{r3}
 800626c:	469e      	mov	lr, r3
 800626e:	4770      	bx	lr

08006270 <_fini>:
 8006270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006272:	bf00      	nop
 8006274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006276:	bc08      	pop	{r3}
 8006278:	469e      	mov	lr, r3
 800627a:	4770      	bx	lr
