
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135098                       # Simulator instruction rate (inst/s)
host_op_rate                                   176008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 189768                       # Simulator tick rate (ticks/s)
host_mem_usage                               67382912                       # Number of bytes of host memory used
host_seconds                                 57981.22                       # Real time elapsed on the host
sim_insts                                  7833122484                       # Number of instructions simulated
sim_ops                                   10205134465                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       182400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       196736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1294720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       509312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            509312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1425                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10115                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3979                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3979                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       290831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17857006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       325730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17833739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16577351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       314097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17880272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       383897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8038561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               117670106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       290831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       325730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       314097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       383897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3036273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46288616                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46288616                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46288616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       290831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17857006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       325730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17833739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16577351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       314097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17880272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       383897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8038561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163958722                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122736                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301274     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287840                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378949                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258340                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181204     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893696                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331598                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521609                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508487     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2145889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1755799                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210911                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       880594                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          842401                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221589                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20651416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11998287                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2145889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1063990                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2504267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         576413                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        565160                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1264662                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       210922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24083612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21579345     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          117021      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186252      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          250990      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          257619      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218696      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121095      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          180633      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1171961      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24083612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081327                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454722                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20440818                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       777867                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2499475                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2944                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        362506                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14719367                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        362506                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20497161                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144583                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       504404                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2446735                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       128221                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14712893                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18689                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        55208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20534655                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68441990                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68441990                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17784782                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2749873                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           384804                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1377648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       745710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       179953                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14692853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13949560                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2149                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1628592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3906464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24083612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18178228     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2429599     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1232699      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       926548      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       726600      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       293725      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       186766      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        96278      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        13169      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24083612                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2490     10.61%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8542     36.40%     47.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12433     52.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11731388     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208260      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1264869      9.07%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       743294      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13949560                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528673                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52008346                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16325143                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13737870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13973025                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28941                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       221984                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10530                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        362506                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         113587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12643                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14696519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1377648                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       745710                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13755221                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1190421                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       194339                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1933657                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1955425                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743236                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521307                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13738002                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13737870                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7887684                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21247977                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520650                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371220                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10367996                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12758127                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1938392                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213340                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23721106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18484134     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2596982     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       979880      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       467055      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395809      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       226129      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196719      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89159      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       285239      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23721106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10367996                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12758127                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1890844                       # Number of memory references committed
system.switch_cpus1.commit.loads              1155664                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1839927                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11494844                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       262773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       285239                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38132308                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29755564                       # The number of ROB writes
system.switch_cpus1.timesIdled                 314699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2302395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10367996                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12758127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10367996                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.544948                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.544948                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392935                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392935                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61909835                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19137806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13647593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1933684                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1731345                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       155005                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307691                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1278489                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112893                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4682                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20531740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10993410                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1933684                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1391382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2451648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         510135                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        468957                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1243009                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       151797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.515815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.752427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21354989     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          379471      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          184659      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374314      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          114842      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          348501      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           53167      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86335      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          910359      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073284                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.416638                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20350439                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       655328                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2446520                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2021                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        352328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       178085                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12257503                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        352328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20371906                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         418207                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       170891                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2425027                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        68272                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12238872                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9398                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15997671                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55402311                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55402311                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12941730                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3055929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           158038                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2245238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       348414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79326                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12174435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11388663                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7409                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2219233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4567706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.478382                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089379                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18813409     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1546583      6.50%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1702671      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       974296      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       494477      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       124286      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       144701      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3406      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2808      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18736     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7579     23.28%     80.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6241     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8906935     78.21%     78.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86655      0.76%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2049155     17.99%     96.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       345130      3.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11388663                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.431618                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32556                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46623928                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14395299                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11097942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11421219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8643                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       459008                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8751                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        352328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         342448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8165                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12176040                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2245238                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       348414                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       104803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       164020                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11246674                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2020344                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       141989                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2365445                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1712870                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            345101                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.426236                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11100668                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11097942                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6725395                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14497928                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.420600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463887                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8859277                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9939913                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2236573                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       153851                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.423799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19771954     84.30%     84.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1434108      6.11%     90.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       934450      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       290484      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       492065      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93637      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59006      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53868      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       324737      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8859277                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9939913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2125893                       # Number of memory references committed
system.switch_cpus2.commit.loads              1786230                       # Number of loads committed
system.switch_cpus2.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1528366                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8676002                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120935                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       324737                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35306032                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24705575                       # The number of ROB writes
system.switch_cpus2.timesIdled                 462699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2579370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8859277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9939913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8859277                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.978348                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.978348                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335757                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335757                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52333584                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14426240                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13076835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1929867                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1728246                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154895                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304825                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276611                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112237                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4640                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20501336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10973551                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1929867                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1388848                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2447098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         509345                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        482080                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1241121                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23784133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.751611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21337035     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          379121      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184260      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373854      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114130      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348020      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52855      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86193      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908665      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23784133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20321036                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       667418                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2441948                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2074                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351656                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177430                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12233406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4645                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351656                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20342427                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         423503                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177656                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2420512                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68373                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12214452                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9581                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15962733                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55288830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55288830                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12913130                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3049580                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          802                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158565                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2243284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2984                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78913                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12149910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11366064                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7516                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2215280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4557090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23784133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477884                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088845                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18801044     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1542487      6.49%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1699860      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       972800      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       493608      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       124007      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144095      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3436      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2796      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23784133                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18671     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7580     23.34%     80.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6229     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8888035     78.20%     78.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86338      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2046988     18.01%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       343918      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11366064                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.430761                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32480                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46556255                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14366813                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11075199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11398544                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8709                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       458907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8631                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351656                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         348298                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8044                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12151510                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2243284                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347112                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163759                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11223751                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2018264                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142311                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2362143                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1709394                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            343879                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.425368                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11077934                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11075199                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6712035                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14461606                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.419738                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.464128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8842664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9919418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2232532                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23432477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.423319                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19759273     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1429689      6.10%     90.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       932025      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       290114      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491137      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93229      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58879      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53678      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       324453      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23432477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8842664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9919418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2122858                       # Number of memory references committed
system.switch_cpus3.commit.loads              1784377                       # Number of loads committed
system.switch_cpus3.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1525379                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8657556                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120507                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       324453                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35259948                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24655824                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2601874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8842664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9919418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8842664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.983943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.983943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335127                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335127                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52231145                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14394091                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13054310                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1580                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2146477                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1756296                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       210970                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       880813                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          842629                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          221648                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20656918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12001379                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2146477                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1064277                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2504922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576578                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        561626                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1264997                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       210982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24086341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21581419     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117050      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186299      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          251054      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          257703      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          218765      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          121124      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          180672      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1172255      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24086341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081349                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454839                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20446292                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       774350                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2500138                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        362612                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       353056                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14723202                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        362612                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20502646                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         145329                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       500115                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2447393                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       128244                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14716889                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18665                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        55223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20540312                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68460601                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68460601                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17789729                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2750564                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           384892                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1378013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       745885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       180068                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14696917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13953400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1629009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3907559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24086341                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579308                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270536                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18179333     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2430254     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233066      5.12%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       926786      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       726796      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       293811      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       186820      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        96303      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        13172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24086341                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2487     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8540     36.40%     47.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12433     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11734670     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       208318      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265190      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       743473      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13953400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528818                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23460                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52018754                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16329623                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13741662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13976860                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28947                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       222040                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10525                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        362612                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         114323                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12651                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14700583                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1378013                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       745885                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       121954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119037                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       240991                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13759012                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1190730                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       194387                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1934143                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1955984                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            743413                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521451                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13741793                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13741662                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7889847                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21253978                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520794                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371217                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10370834                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12761622                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1938950                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       213399                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23723729                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537926                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.385820                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18485291     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2597718     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       980159      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       467182      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       395927      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       226192      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       196761      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        89186      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       285313      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23723729                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10370834                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12761622                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1891333                       # Number of memory references committed
system.switch_cpus4.commit.loads              1155973                       # Number of loads committed
system.switch_cpus4.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1840446                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11497963                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       262838                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       285313                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38138910                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29763785                       # The number of ROB writes
system.switch_cpus4.timesIdled                 314777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2299666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10370834                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12761622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10370834                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544251                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544251                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393043                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393043                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61926821                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19143170                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13651078                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2072999                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1700467                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204909                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       855781                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          809879                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212262                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9066                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19811076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11788955                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2072999                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1022141                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2593188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         582712                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1105502                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1222161                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23884164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.603652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.949227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21290976     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          279997      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          324807      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          178348      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          208405      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          112806      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           77463      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          200266      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1211096      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23884164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078564                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.446788                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19648915                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1271141                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2572610                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19249                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        372243                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       335616                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14390815                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        11269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        372243                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19679747                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         354832                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       830262                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2562159                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        84915                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14381069                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21887                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19981721                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66968766                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66968766                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17031614                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2950101                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3772                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2105                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           231143                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1376087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       747967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19256                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       165146                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14355384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13553808                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18250                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1815171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4214009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23884164                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.567481                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.258415                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18171238     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2299831      9.63%     85.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1234588      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       853361      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       746150      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       382669      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        91913      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60017      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        44397      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23884164                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3323     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13003     43.91%     55.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13287     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11343661     83.69%     83.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       212095      1.56%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1254423      9.26%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       741970      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13553808                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.513674                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29613                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51039642                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16174470                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13326725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13583421                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        34118                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       246932                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        17161                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked          122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        372243                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         305749                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        14205                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14359180                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1376087                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       747967                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2108                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233658                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13352199                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1178005                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       201608                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1919747                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1867390                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            741742                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.506033                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13327002                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13326725                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7925829                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20759563                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.505068                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10003559                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12273116                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2086204                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205952                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23511921                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.521995                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.339802                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18497428     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2325194      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       975547      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       584547      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       405672      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       261581      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       136945      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       109132      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       215875      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23511921                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10003559                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12273116                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1859958                       # Number of memory references committed
system.switch_cpus5.commit.loads              1129152                       # Number of loads committed
system.switch_cpus5.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1756438                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11064817                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249709                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       215875                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37655301                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29090907                       # The number of ROB writes
system.switch_cpus5.timesIdled                 306372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2501843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10003559                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12273116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10003559                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.637662                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.637662                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379124                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379124                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60236914                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18495087                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13430031                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1929631                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1728049                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       154361                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1304483                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1275835                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          112424                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4646                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20489243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10973624                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1929631                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1388259                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2446546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         508376                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        484841                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1240165                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       151185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23773809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.515511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.752121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21327263     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          378913      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          184248      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          373759      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          113662      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          347803      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           52855      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86263      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          909043      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23773809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073131                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.415888                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20308269                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       670862                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2441439                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2015                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        351223                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177285                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1956                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12233500                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4615                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        351223                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20329769                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         422116                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       182156                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2419893                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        68646                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12214224                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9443                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        51929                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15963267                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55289004                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55289004                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12914168                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3049093                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          809                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           159864                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2243021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       347224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3121                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        78980                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12150165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11365725                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7499                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2214532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4561317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23773809                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.478078                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.089167                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18792011     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1541104      6.48%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1699925      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       972535      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       493601      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       124048      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       144347      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3464      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2774      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23773809                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18615     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7577     23.37%     80.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6229     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8887172     78.19%     78.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        86442      0.76%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2047340     18.01%     96.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       343986      3.03%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11365725                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.430748                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32421                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002853                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46545179                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14366333                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11075461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11398146                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8681                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       458580                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         8712                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        351223                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         346920                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8144                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12151768                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2243021                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       347224                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       104115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        59209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       163324                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11224011                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2018386                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       141714                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2362344                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1709489                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            343958                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.425377                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11078289                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11075461                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6712955                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14463827                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.419748                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.464120                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8843239                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9920116                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2232091                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1583                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       153211                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23422586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.423528                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.294857                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19748964     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1429743      6.10%     90.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       932305      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       290355      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       490981      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        93149      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        59006      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53671      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       324412      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23422586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8843239                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9920116                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2122949                       # Number of memory references committed
system.switch_cpus6.commit.loads              1784437                       # Number of loads committed
system.switch_cpus6.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1525486                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8658174                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       120519                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       324412                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35250355                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24655898                       # The number of ROB writes
system.switch_cpus6.timesIdled                 461843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2612198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8843239                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9920116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8843239                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.983749                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.983749                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.335149                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.335149                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52232896                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14394964                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13054561                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1582                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2361709                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1965989                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       216417                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       902837                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          863311                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          253980                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10037                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20545817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12952069                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2361709                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1117291                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2700147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         603748                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1035989                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1277584                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       206938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24668794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21968647     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          165495      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          208416      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          332280      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          139528      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          179227      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          208141      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           95801      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1371259      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24668794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089506                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490869                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20426328                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1168703                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2687364                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1323                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        385074                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       359621                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15835855                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        385074                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20447332                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          66191                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1044691                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2667651                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57848                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15739052                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8303                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        40183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21977783                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     73188481                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     73188481                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18363708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3614075                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           203252                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1477645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       770378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8681                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       172844                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15367057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14731674                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15320                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1886766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3855789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24668794                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597179                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319346                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18428271     74.70%     74.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2844989     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1164053      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       652477      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       883337      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       272400      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       268415      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       143506      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11346      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24668794                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         101756     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13933     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13170     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12409614     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       201171      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1351316      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       767752      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14731674                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.558314                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             128859                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     54276321                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17257737                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14345891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14860533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10914                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       284024                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11811                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        385074                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          50613                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6531                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15370887                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1477645                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       770378                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       127432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       121837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       249269                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14473947                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1328488                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       257727                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2096113                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2046734                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            767625                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548546                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14346007                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14345891                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8594069                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23088453                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.543693                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372224                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10683760                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13164824                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2206122                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       218055                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24283720                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542126                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362002                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18711418     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2823934     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1026085      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       509728      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       467668      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196271      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       194535      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        92349      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       261732      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24283720                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10683760                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13164824                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1952188                       # Number of memory references committed
system.switch_cpus7.commit.loads              1193621                       # Number of loads committed
system.switch_cpus7.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1908184                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11852625                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       271841                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       261732                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            39392856                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           31126984                       # The number of ROB writes
system.switch_cpus7.timesIdled                 314200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1717213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10683760                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13164824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10683760                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.469730                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.469730                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.404902                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.404902                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        65122239                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20044316                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14641209                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3674                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683190                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300813                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28675890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712467856                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741143746                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28675890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713617732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742293622                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28675890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713617732                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742293622                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509998.465283                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517558.481844                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510091.302359                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517638.509066                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510091.302359                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517638.509066                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612134221                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638295968                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613140497                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639302244                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613140497                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639302244                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438177.681460                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445737.407821                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438270.548249                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445817.464435                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438270.548249                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445817.464435                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           907                       # number of replacements
system.l21.tagsinuse                      4095.295908                       # Cycle average of tags in use
system.l21.total_refs                          265957                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.159504                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.207198                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    32.912063                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   413.800204                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3569.376444                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008035                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.101025                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.871430                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3323                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l21.Writeback_hits::total                 1022                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3341                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3341                       # number of overall hits
system.l21.overall_hits::total                   3343                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          867                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          867                       # number of demand (read+write) misses
system.l21.demand_misses::total                   906                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          867                       # number of overall misses
system.l21.overall_misses::total                  906                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     36614148                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    405426426                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      442040574                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     36614148                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    405426426                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       442040574                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     36614148                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    405426426                       # number of overall miss cycles
system.l21.overall_miss_latency::total      442040574                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4190                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4208                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4208                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206921                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.214134                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206036                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213227                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206036                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213227                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467619.868512                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 487903.503311                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467619.868512                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 487903.503311                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467619.868512                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 487903.503311                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 481                       # number of writebacks
system.l21.writebacks::total                      481                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          867                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          867                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          867                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    342823771                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    376624013                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    342823771                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    376624013                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    342823771                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    376624013                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206036                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206036                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395413.807382                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 415699.793598                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395413.807382                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 415699.793598                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395413.807382                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 415699.793598                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1560                       # number of replacements
system.l22.tagsinuse                      4095.877201                       # Cycle average of tags in use
system.l22.total_refs                          180341                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5656                       # Sample count of references to valid blocks.
system.l22.avg_refs                         31.884901                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.854031                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    20.478645                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   765.749047                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3255.795478                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013148                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005000                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.186950                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.794872                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4026                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4027                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             693                       # number of Writeback hits
system.l22.Writeback_hits::total                  693                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4032                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4033                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4032                       # number of overall hits
system.l22.overall_hits::total                   4033                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1535                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1560                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1535                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1560                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1535                       # number of overall misses
system.l22.overall_misses::total                 1560                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19323100                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    656932951                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      676256051                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19323100                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    656932951                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       676256051                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19323100                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    656932951                       # number of overall miss cycles
system.l22.overall_miss_latency::total      676256051                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5561                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5587                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          693                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              693                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5567                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5593                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5567                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5593                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.276029                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.279220                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275732                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.278920                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275732                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.278920                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       772924                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 427969.349186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 433497.468590                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 253                       # number of writebacks
system.l22.writebacks::total                      253                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1535                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1560                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1535                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1560                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1535                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1560                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    546719951                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    564248051                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    546719951                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    564248051                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    546719951                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    564248051                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276029                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.279220                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.278920                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.278920                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 361697.468590                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1561                       # number of replacements
system.l23.tagsinuse                      4095.873280                       # Cycle average of tags in use
system.l23.total_refs                          180345                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5657                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.879972                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.850063                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    22.079106                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   762.722532                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3257.221579                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013147                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005390                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.186212                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.795220                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4031                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4032                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l23.Writeback_hits::total                  692                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4037                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4038                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4037                       # number of overall hits
system.l23.overall_hits::total                   4038                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1533                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1561                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1533                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1561                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1533                       # number of overall misses
system.l23.overall_misses::total                 1561                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     18088396                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    675476428                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      693564824                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     18088396                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    675476428                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       693564824                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     18088396                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    675476428                       # number of overall miss cycles
system.l23.overall_miss_latency::total      693564824                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5564                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5593                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5570                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5570                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.275521                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.279099                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.275224                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.278800                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.275224                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.278800                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 440623.893020                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 444308.023062                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 440623.893020                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 444308.023062                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 440623.893020                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 444308.023062                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 252                       # number of writebacks
system.l23.writebacks::total                      252                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1533                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1561                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1533                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1561                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1533                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1561                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16075331                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    565332515                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    581407846                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16075331                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    565332515                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    581407846                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16075331                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    565332515                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    581407846                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.275521                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.279099                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.278800                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.278800                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 574118.964286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 368775.287019                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 372458.581678                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 574118.964286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 368775.287019                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 372458.581678                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 574118.964286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 368775.287019                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 372458.581678                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           907                       # number of replacements
system.l24.tagsinuse                      4095.295601                       # Cycle average of tags in use
system.l24.total_refs                          265957                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.159504                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           79.206821                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.911301                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   413.892362                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3569.285117                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008035                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.101048                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871407                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3323                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l24.Writeback_hits::total                 1022                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3341                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3341                       # number of overall hits
system.l24.overall_hits::total                   3343                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          867                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          867                       # number of demand (read+write) misses
system.l24.demand_misses::total                   906                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          867                       # number of overall misses
system.l24.overall_misses::total                  906                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39295903                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    398712629                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      438008532                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39295903                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    398712629                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       438008532                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39295903                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    398712629                       # number of overall miss cycles
system.l24.overall_miss_latency::total      438008532                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4190                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4208                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4208                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206921                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.214134                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.206036                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.213227                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.206036                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.213227                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 459876.158016                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 483453.125828                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 459876.158016                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 483453.125828                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 459876.158016                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 483453.125828                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 481                       # number of writebacks
system.l24.writebacks::total                      481                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          867                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          867                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          867                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    336436809                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    372932512                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    336436809                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    372932512                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    336436809                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    372932512                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 388047.069204                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 411625.289183                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 388047.069204                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 411625.289183                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 388047.069204                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 411625.289183                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1460                       # number of replacements
system.l25.tagsinuse                      4095.447656                       # Cycle average of tags in use
system.l25.total_refs                          347245                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5556                       # Sample count of references to valid blocks.
system.l25.avg_refs                         62.499100                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          147.516886                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.136140                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   694.675486                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3224.119145                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.036015                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007113                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.169599                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.787138                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4265                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4266                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2445                       # number of Writeback hits
system.l25.Writeback_hits::total                 2445                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4280                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4281                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4280                       # number of overall hits
system.l25.overall_hits::total                   4281                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1423                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1458                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1425                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1460                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1425                       # number of overall misses
system.l25.overall_misses::total                 1460                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     31899431                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    722628054                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      754527485                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      1157694                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      1157694                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     31899431                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    723785748                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       755685179                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     31899431                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    723785748                       # number of overall miss cycles
system.l25.overall_miss_latency::total      755685179                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5688                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5724                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2445                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2445                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5705                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5741                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5705                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5741                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.250176                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.254717                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.117647                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.249781                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.254311                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.249781                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.254311                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 507820.136332                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 517508.563100                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       578847                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       578847                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 507919.823158                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517592.588356                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 507919.823158                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517592.588356                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 927                       # number of writebacks
system.l25.writebacks::total                      927                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1423                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1458                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            2                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1425                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1460                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1425                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1460                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    620441157                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    649827163                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      1014094                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      1014094                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    621455251                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    650841257                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    621455251                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    650841257                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.250176                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.254717                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.249781                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.254311                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.249781                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.254311                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 436009.245959                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 445697.642661                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       507047                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       507047                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 436108.948070                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 445781.682877                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 436108.948070                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 445781.682877                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1564                       # number of replacements
system.l26.tagsinuse                      4095.854108                       # Cycle average of tags in use
system.l26.total_refs                          180337                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5660                       # Sample count of references to valid blocks.
system.l26.avg_refs                         31.861661                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.847355                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.617501                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   763.873512                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3257.515740                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005034                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.186493                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.795292                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4021                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4022                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             694                       # number of Writeback hits
system.l26.Writeback_hits::total                  694                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4027                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4028                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4027                       # number of overall hits
system.l26.overall_hits::total                   4028                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1537                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1564                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1537                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1564                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1537                       # number of overall misses
system.l26.overall_misses::total                 1564                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     18245521                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    681428898                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      699674419                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     18245521                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    681428898                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       699674419                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     18245521                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    681428898                       # number of overall miss cycles
system.l26.overall_miss_latency::total      699674419                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5558                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5586                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          694                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              694                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5564                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5592                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5564                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5592                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.276538                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.279986                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.276240                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.279685                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.276240                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.279685                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 675760.037037                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 443349.966168                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 447362.160486                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 675760.037037                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 443349.966168                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 447362.160486                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 675760.037037                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 443349.966168                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 447362.160486                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 252                       # number of writebacks
system.l26.writebacks::total                      252                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1537                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1564                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1537                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1564                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1537                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1564                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     16305279                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    570962598                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    587267877                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     16305279                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    570962598                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    587267877                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     16305279                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    570962598                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    587267877                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.276538                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.279986                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.276240                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.279685                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.276240                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.279685                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 603899.222222                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 371478.593364                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 375490.969949                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 603899.222222                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 371478.593364                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 375490.969949                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 603899.222222                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 371478.593364                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 375490.969949                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           724                       # number of replacements
system.l27.tagsinuse                      4095.422701                       # Cycle average of tags in use
system.l27.total_refs                          253692                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4820                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.633195                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.422701                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.710931                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   332.473310                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3610.815758                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007254                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.081170                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881547                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3167                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3169                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l27.Writeback_hits::total                 1028                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           16                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3183                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3185                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3183                       # number of overall hits
system.l27.overall_hits::total                   3185                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          691                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  724                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          691                       # number of demand (read+write) misses
system.l27.demand_misses::total                   724                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          691                       # number of overall misses
system.l27.overall_misses::total                  724                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49667695                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    315616661                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      365284356                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49667695                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    315616661                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       365284356                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49667695                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    315616661                       # number of overall miss cycles
system.l27.overall_miss_latency::total      365284356                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3858                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3893                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3874                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3909                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3874                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3909                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.179108                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.185975                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.178369                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.185214                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.178369                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.185214                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 456753.489146                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 504536.403315                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 456753.489146                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 504536.403315                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 456753.489146                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 504536.403315                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 428                       # number of writebacks
system.l27.writebacks::total                      428                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          691                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             724                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          691                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              724                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          691                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             724                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47296535                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    265972040                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    313268575                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47296535                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    265972040                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    313268575                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47296535                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    265972040                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    313268575                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.179108                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.185975                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.185214                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.185214                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1433228.333333                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 384908.885673                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 432691.401934                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1433228.333333                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 384908.885673                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 432691.401934                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1433228.333333                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 384908.885673                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 432691.401934                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34974446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34974446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581791037                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581791037                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826537717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826537717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826537717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826537717                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236272.227568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236272.227568                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241363.090314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241363.090314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241363.090314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241363.090314                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002832377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002832377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004975269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004975269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004975269                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004975269                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177744.129210                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177744.129210                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177588.844142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177588.844142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177588.844142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177588.844142                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.855180                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999960443                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1937907.835271                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.855180                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055858                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817076                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1264608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1264608                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1264608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1264608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1264608                       # number of overall hits
system.cpu1.icache.overall_hits::total        1264608                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46049309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46049309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46049309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46049309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46049309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46049309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1264662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1264662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1264662                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1264662                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1264662                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1264662                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 852764.981481                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 852764.981481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 852764.981481                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37097139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37097139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37097139                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 904808.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4208                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152501322                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34162.482527                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.428044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.571956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876672                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123328                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       870386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         870386                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       731694                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        731694                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1854                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1762                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1602080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1602080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1602080                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1602080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13489                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13489                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13594                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13594                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13594                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13594                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2436338753                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2436338753                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8632676                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8632676                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2444971429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2444971429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2444971429                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2444971429                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       883875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       883875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1615674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1615674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1615674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1615674                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008414                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180616.706427                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180616.706427                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82215.961905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82215.961905                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179856.659482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179856.659482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179856.659482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179856.659482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu1.dcache.writebacks::total             1022                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9299                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9386                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4190                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4208                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    629059200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    629059200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1167792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1167792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    630226992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    630226992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    630226992                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    630226992                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002604                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002604                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150133.460621                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 150133.460621                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64877.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64877.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149768.771863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149768.771863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149768.771863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149768.771863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               547.478544                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919940153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1663544.580470                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    21.148306                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.330239                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.033892                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843478                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.877369                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1242970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1242970                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1242970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1242970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1242970                       # number of overall hits
system.cpu2.icache.overall_hits::total        1242970                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24587034                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24587034                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5567                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205260826                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5823                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35250.013052                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   191.517205                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    64.482795                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.748114                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.251886                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1851653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1851653                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       338034                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        338034                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          793                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2189687                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2189687                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2189687                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2189687                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19275                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19275                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           28                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19303                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19303                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4376823520                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4376823520                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          693                       # number of writebacks
system.cpu2.dcache.writebacks::total              693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13736                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13736                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5567                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               548.409258                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919938261                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654565.217626                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.748857                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.660402                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.036457                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842404                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878861                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1241078                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1241078                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1241078                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1241078                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1241078                       # number of overall hits
system.cpu3.icache.overall_hits::total        1241078                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23200497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23200497                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23200497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23200497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23200497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23200497                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1241121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1241121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1241121                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1241121                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1241121                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1241121                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 539546.441860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 539546.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 539546.441860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18419991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18419991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18419991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 635172.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5570                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205257920                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5826                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35231.362856                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.051701                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.948299                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.750202                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.249798                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1849926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1849926                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          790                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          790                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2186785                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2186785                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2186785                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2186785                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19318                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19318                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19344                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19344                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19344                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19344                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4494111611                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4494111611                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4496368797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4496368797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4496368797                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4496368797                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010335                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010335                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008768                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008768                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008768                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008768                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232638.555285                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232638.555285                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232442.555676                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232442.555676                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232442.555676                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232442.555676                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu3.dcache.writebacks::total              692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13754                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13774                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13774                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13774                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13774                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5570                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    952336567                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    952336567                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    952726338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    952726338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    952726338                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    952726338                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 171160.418224                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171160.418224                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 171046.021185                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 171046.021185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 171046.021185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 171046.021185                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.854224                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999960776                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937908.480620                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.854224                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055856                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817074                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1264941                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1264941                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1264941                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1264941                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1264941                       # number of overall hits
system.cpu4.icache.overall_hits::total        1264941                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49581866                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49581866                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4208                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152501714                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34162.570341                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   224.411368                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    31.588632                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.876607                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.123393                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       870597                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         870597                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       731875                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        731875                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1762                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1602472                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1602472                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1602472                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1602472                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13488                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13488                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13593                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13593                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13593                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13593                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2432830941                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2432830941                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2441586843                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2441586843                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2441586843                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2441586843                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 180370.028247                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 180370.028247                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 179620.896270                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 179620.896270                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 179620.896270                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 179620.896270                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu4.dcache.writebacks::total             1022                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9385                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9385                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4208                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    622334704                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    622334704                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    623518619                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    623518619                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    623518619                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    623518619                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148528.568974                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148528.568974                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148174.576759                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148174.576759                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148174.576759                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148174.576759                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               512.240481                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001230204                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1932876.841699                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.240481                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.048462                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.820898                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1222112                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1222112                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1222112                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1222112                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1222112                       # number of overall hits
system.cpu5.icache.overall_hits::total        1222112                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42669071                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42669071                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42669071                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42669071                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42669071                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42669071                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1222161                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1222161                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1222161                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1222161                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1222161                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1222161                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 870797.367347                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 870797.367347                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 870797.367347                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32277232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32277232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32277232                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 896589.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5705                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158374393                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5961                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              26568.426942                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   225.363833                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    30.636167                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.880327                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.119673                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       860167                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         860167                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       726591                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        726591                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1706                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1669                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1586758                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1586758                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1586758                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1586758                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19385                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19385                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          624                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20009                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20009                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20009                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20009                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4528352356                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4528352356                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    264141422                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    264141422                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4792493778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4792493778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4792493778                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4792493778                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       879552                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       879552                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       727215                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       727215                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1606767                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1606767                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1606767                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1606767                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022040                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022040                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000858                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000858                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012453                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012453                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012453                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012453                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233600.843745                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233600.843745                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 423303.560897                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 423303.560897                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 239516.906292                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 239516.906292                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 239516.906292                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 239516.906292                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets      1389224                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets       173653                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2445                       # number of writebacks
system.cpu5.dcache.writebacks::total             2445                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13697                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13697                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          607                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          607                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14304                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14304                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14304                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14304                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5688                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5688                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5705                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5705                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5705                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5705                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1014547306                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1014547306                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      2151183                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      2151183                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1016698489                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1016698489                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1016698489                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1016698489                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003551                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003551                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003551                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003551                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 178366.263361                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 178366.263361                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 126540.176471                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 126540.176471                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 178211.829798                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 178211.829798                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 178211.829798                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 178211.829798                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               547.617429                       # Cycle average of tags in use
system.cpu6.icache.total_refs               919937305                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1657544.693694                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.286342                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.331087                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.034113                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843479                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.877592                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1240122                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1240122                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1240122                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1240122                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1240122                       # number of overall hits
system.cpu6.icache.overall_hits::total        1240122                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     24211732                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     24211732                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     24211732                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     24211732                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     24211732                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     24211732                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1240165                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1240165                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1240165                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1240165                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1240165                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1240165                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 563063.534884                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 563063.534884                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 563063.534884                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 563063.534884                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 563063.534884                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 563063.534884                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     18560222                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     18560222                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     18560222                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     18560222                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     18560222                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     18560222                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 662865.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 662865.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 662865.071429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 662865.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 662865.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 662865.071429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5564                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               205258002                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5820                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35267.697938                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   190.795192                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    65.204808                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.745294                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.254706                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1849970                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1849970                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       336889                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        336889                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          798                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          791                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          791                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2186859                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2186859                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2186859                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2186859                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19297                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19297                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           26                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19323                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19323                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19323                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19323                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4510560852                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4510560852                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2225733                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2225733                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4512786585                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4512786585                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4512786585                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4512786585                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1869267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1869267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       336915                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       336915                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2206182                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2206182                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2206182                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2206182                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010323                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010323                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008759                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008759                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 233744.149453                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 233744.149453                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85605.115385                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85605.115385                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233544.821456                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233544.821456                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233544.821456                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233544.821456                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          694                       # number of writebacks
system.cpu6.dcache.writebacks::total              694                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13759                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13759                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13759                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13759                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5558                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5564                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5564                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    957525577                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    957525577                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    957910177                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    957910177                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    957910177                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    957910177                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002522                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002522                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 172278.801187                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 172278.801187                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 172162.145399                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 172162.145399                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 172162.145399                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 172162.145399                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               486.640754                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003066494                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2047074.477551                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.640754                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050706                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.779873                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1277536                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1277536                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1277536                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1277536                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1277536                       # number of overall hits
system.cpu7.icache.overall_hits::total        1277536                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     75984996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     75984996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     75984996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     75984996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     75984996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     75984996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1651847.739130                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1651847.739130                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1651847.739130                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       662202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       331101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50085902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50085902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50085902                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1431025.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3874                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148813038                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4130                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36032.212591                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.229011                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.770989                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.860270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.139730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1017507                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1017507                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       754780                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        754780                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1837                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1772287                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1772287                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1772287                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1772287                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           75                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9968                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9968                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9968                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9968                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1371498692                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1371498692                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1377629505                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1377629505                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1377629505                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1377629505                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 138633.244921                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 138633.244921                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 138205.207163                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 138205.207163                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 138205.207163                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 138205.207163                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu7.dcache.writebacks::total             1028                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6094                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6094                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3874                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3874                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    527909370                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    527909370                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    529023128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    529023128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    529023128                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    529023128                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136834.984448                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136834.984448                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136557.338152                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136557.338152                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136557.338152                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136557.338152                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
