
Table \ref{tab:asGpioPer05} shows the input and outputs of the GPIO BPI.
\begin{table}[H]
\caption{GPIO BPI}
\label{tab:asGpioPer05}
\centering
\begin{tabularx}{\textwidth}{|l |l |l |X|}
  \hline
  Pin & Direction & Width & Explanation \\
  \hline
  \hline
  clk\_i & in & 1 & System clock \\
  \hline
  rst\_i & in & 1 & System reset. Active high. \\
  \hline
  addr\_o(3:0) & out & 4 & To GPIO kernel. Address for external GPIO devices. addr\_o = addr\_i. \\
  \hline
  dat\_from\_core\_i(7:0) & in & 8 &  From GPIO kernel. Not used here, forced to zero. \\
  \hline
  dat\_to\_core\_o(7:0) & out & 8 &  To GPIO kernel. GPIO outputs for one block. dat\_to\_core\_o = dat\_i \\
  \hline
  wr\_o & out & 1 &  To GPIO kernel. Enable for GPIO data and address, and chip select for outside GPIO blocks. wr\_o = we\_i AND stb\_i. \\
  \hline
  addr\_i(3:0) & in & 4 &  From WB-Bus. Peripherals addresses. \\
  \hline
  dat\_i(63:0) & in & 64 &  From WB-Bus. Peripherals data input. \\
  \hline
  dat\_o(63:0) & out & 64 &  To WB-Bus. Peripherals data output. For addr\_i = 0 the GPIO ID register, else dat\_from\_core\_i \\
  \hline
  we\_i & in & 1 &  From WB-Bus. Peripherals write enable. \\
  \hline
  sel\_i(7:0) & in & 8 &  From WB-Bus. Peripherals byte select. Not used here. \\
  \hline
  stb\_i & in & 1 &  From WB-Bus. Valid bus cycle. Combined (AND) with we\_i for wr\_o.  \\
  \hline
  ack\_o & out & 1 &  To WB-Bus. Error free bus transaction. Here, ack\_o = stb\_i.  \\
  \hline
  cyc\_i & in & 1 &  From WB-Bus. High for complete bus cycle. Not used here.  \\
  \hline
\end{tabularx}
\end{table}
