Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Nov 22 13:09:07 2015
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Using INI file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/quartus.ini
Info: Project Name = /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top
Info: Revision Name = top
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/ish/altera/15.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Nov 22 13:09:14 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/quartus.ini
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 1
    Info (12023): Found entity 2: async_counter_30 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_2.v
    Info (12023): Found entity 1: system_mm_interconnect_2 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/vector_add.v
    Info (12023): Found entity 1: vector_add_basic_block_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 20
    Info (12023): Found entity 2: vector_add_function File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1020
    Info (12023): Found entity 3: vector_add_function_wrapper File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1217
    Info (12023): Found entity 4: vector_add_sys_cycle_time File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1871
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/vector_add_system.v
    Info (12023): Found entity 1: vector_add_system File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 4
    Info (12023): Found entity 2: vector_add_top_wrapper File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 559
    Info (12023): Found entity 3: vector_add_system_interconnect_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 698
    Info (12023): Found entity 4: vector_add_system_interconnect_1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 889
    Info (12023): Found entity 5: vector_add_system_interconnect_2 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1081
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v
    Info (12023): Found entity 1: acl_data_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v
    Info (12023): Found entity 1: acl_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v
    Info (12023): Found entity 1: acl_ll_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ll_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v
    Info (12023): Found entity 1: acl_ll_ram_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_valid_fifo_counter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v
    Info (12023): Found entity 1: acl_staging_reg File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_staging_reg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v
    Info (12023): Found entity 1: lsu_top File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 76
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v
    Info (12023): Found entity 1: lsu_pipelined_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_pipelined.v Line: 37
    Info (12023): Found entity 2: lsu_pipelined_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_pipelined.v Line: 416
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v
    Info (12023): Found entity 1: lsu_enabled_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_enabled.v Line: 37
    Info (12023): Found entity 2: lsu_enabled_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_enabled.v Line: 178
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v
    Info (12023): Found entity 1: lsu_basic_coalesced_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_basic_coalescer.v Line: 37
    Info (12023): Found entity 2: lsu_basic_coalesced_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_basic_coalescer.v Line: 223
    Info (12023): Found entity 3: lookahead_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_basic_coalescer.v Line: 474
    Info (12023): Found entity 4: basic_coalescer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_basic_coalescer.v Line: 535
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v
    Info (12023): Found entity 1: lsu_simple_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_simple.v Line: 32
    Info (12023): Found entity 2: lsu_simple_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_simple.v Line: 197
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v
    Info (12023): Found entity 1: lsu_streaming_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 35
    Info (12023): Found entity 2: lsu_streaming_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 290
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v
    Info (12023): Found entity 1: lsu_burst_read_master File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 26
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v
    Info (12023): Found entity 1: lsu_bursting_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1
    Info (12023): Found entity 2: acl_io_pipeline File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 404
    Info (12023): Found entity 3: lsu_bursting_pipelined_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 431
    Info (12023): Found entity 4: acl_stall_free_coalescer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
    Info (12023): Found entity 5: lsu_bursting_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1076
    Info (12023): Found entity 6: lsu_bursting_write_internal File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1240
    Info (12023): Found entity 7: bursting_coalescer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1638
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v
    Info (12023): Found entity 1: lsu_non_aligned_write File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_non_aligned_write.v Line: 15
    Info (12023): Found entity 2: lsu_non_aligned_write_internal File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_non_aligned_write.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v
    Info (12023): Found entity 1: lsu_read_cache File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_read_cache.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v
    Info (12023): Found entity 1: lsu_atomic_pipelined File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_atomic.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v
    Info (12023): Found entity 1: lsu_prefetch_block File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_prefetch_block.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v
    Info (12023): Found entity 1: lsu_wide_wrapper File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_wide_wrapper.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v
    Info (12023): Found entity 1: lsu_streaming_prefetch_read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 8
    Info (12023): Found entity 2: lsu_streaming_prefetch_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 307
    Info (12023): Found entity 3: lsu_streaming_prefetch_avalon_bust_master File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 525
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
    Info (12023): Found entity 1: acl_aligned_burst_coalesced_lsu File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 61
    Info (12023): Found entity 2: avalon_interface File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 306
    Info (12023): Found entity 3: valid_generator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 492
    Info (12023): Found entity 4: acl_lsu_buffers File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 559
    Info (12023): Found entity 5: acl_burst_coalescer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 763
    Info (12023): Found entity 6: acl_registered_comparison File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 1182
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v
    Info (12023): Found entity 1: acl_loop_limiter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_loop_limiter.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v
    Info (12023): Found entity 1: acl_work_group_limiter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_work_group_limiter.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v
    Info (12023): Found entity 1: acl_multistage_accumulator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_multistage_accumulator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v
    Info (12023): Found entity 1: acl_work_item_iterator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_work_item_iterator.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v
    Info (12023): Found entity 1: acl_shift_register File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_shift_register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v
    Info (12023): Found entity 1: acl_multistage_adder File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_multistage_adder.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v
    Info (12023): Found entity 1: acl_id_iterator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v
    Info (12023): Found entity 1: acl_kernel_finish_detector File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v
    Info (12023): Found entity 1: acl_work_group_dispatcher File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_work_group_dispatcher.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v
    Info (12023): Found entity 1: acl_toggle_detect File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_toggle_detect.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v
    Info (12023): Found entity 1: acl_debug_mem File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_debug_mem.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_profiler.v
    Info (12023): Found entity 1: acl_profiler File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 24
    Info (12023): Found entity 2: acl_profile_counter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 112
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v
    Info (12023): Found entity 1: acl_arb2 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_arb2.v Line: 15
    Info (12023): Found entity 2: acl_arb_pipeline_reg File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_arb2.v Line: 286
    Info (12023): Found entity 3: acl_arb_staging_reg File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_arb2.v Line: 337
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v
    Info (12023): Found entity 1: acl_arb_data File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_arb_intf.v Line: 15
    Info (12023): Found entity 2: acl_arb_intf File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_arb_intf.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v
    Info (12023): Found entity 1: acl_avm_to_ic File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_avm_to_ic.v Line: 15
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v
    Info (12023): Found entity 1: acl_ic_wrp_intf File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_intf.v Line: 15
    Info (12023): Found entity 2: acl_ic_rrp_intf File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_intf.v Line: 23
    Info (12023): Found entity 3: acl_ic_master_intf File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_intf.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v
    Info (12023): Found entity 1: acl_ic_master_endpoint File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v
    Info (12023): Found entity 1: acl_ic_slave_endpoint File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v
    Info (12023): Found entity 1: acl_ic_slave_rrp File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v
    Info (12023): Found entity 1: acl_ic_slave_wrp File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_wrp.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_rrp_reg.v
    Info (12023): Found entity 1: acl_ic_rrp_reg File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_rrp_reg.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_wrp_reg.v
    Info (12023): Found entity 1: acl_ic_wrp_reg File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_wrp_reg.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v
    Info (12023): Found entity 1: acl_ic_to_avm File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_to_avm.v Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_atomics_nostall.v
    Info (12023): Found entity 1: acl_atomics_nostall File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_atomics_nostall.v Line: 131
    Info (12023): Found entity 2: atomic_alu File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_atomics_nostall.v Line: 1008
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_atomics_arb_stall.v
    Info (12023): Found entity 1: acl_atomics_arb_stall File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_atomics_arb_stall.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_address_to_bankaddress.v
    Info (12023): Found entity 1: acl_address_to_bankaddress File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_address_to_bankaddress.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_mem_router.v
    Info (12023): Found entity 1: acl_ic_mem_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_mem_router.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_profiler_extmem.v
    Info (12023): Found entity 1: acl_profiler_external_memory File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler_extmem.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv
    Info (12023): Found entity 1: cra_ring_root File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/cra_ring_root.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv
    Info (12023): Found entity 1: cra_ring_node File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/cra_ring_node.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v
    Info (12023): Found entity 1: system_acl_iface File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper_001 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_001 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_rsp_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_002_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router_002 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v
    Info (12023): Found entity 1: system_acl_iface_pll File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v
    Info (12023): Found entity 1: irq_ena File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/irq_ena.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v
    Info (12023): Found entity 1: version_id File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/version_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v
    Info (12023): Found entity 1: altera_irq_bridge File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_irq_bridge.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v
    Info (12023): Found entity 1: mem_org_mode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/mem_org_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v
    Info (12023): Found entity 1: sw_reset File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/sw_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v
    Info (12023): Found entity 1: system_acl_iface_hps File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io_border File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: system_acl_iface_hps_fpga_interfaces File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v
    Info (12023): Found entity 1: pll_lock_avs File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/pll_lock_avs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v
    Info (12023): Found entity 1: global_routing File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/global_routing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v
    Info (12023): Found entity 1: timer File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_mif_reader.v
    Info (12023): Found entity 1: altera_pll_reconfig_mif_reader File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_mif_reader.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1591
    Info (12023): Found entity 3: dprio_mux File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1639
    Info (12023): Found entity 4: fpll_dprio_init File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1689
    Info (12023): Found entity 5: dyn_phase_shift File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1784
    Info (12023): Found entity 6: generic_lcell_comb File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2012
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:the_system" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 130
Info (12128): Elaborating entity "system_acl_iface" for hierarchy "system:the_system|system_acl_iface:acl_iface" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 189
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 204
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_kernel_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 86
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "24"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "140.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "280.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "6"
    Info (12134): Parameter "m_cnt_lo_div" = "5"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "559.999999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3355443"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 104
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_top.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(201): object "dps_start_assert" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 201
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1422): incomplete case statement has no default case item File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1422
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1438): incomplete case statement has no default case item File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1438
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1477
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1960
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1971
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1982
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1993
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2004
Info (12128): Elaborating entity "self_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1481
Info (12128): Elaborating entity "dprio_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1519
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1538
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_pll_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 76
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 76
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 76
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pll_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgh1.tdf
    Info (12023): Found entity 1: altsyncram_fgh1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_fgh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fgh1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "timer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 135
Info (12128): Elaborating entity "global_routing" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|global_routing:global_routing_kernel_clk" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 140
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_avalon_mm_bridge:ctrl" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 179
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 194
Info (12128): Elaborating entity "pll_lock_avs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 205
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|version_id:version_id_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 215
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 264
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctrl_m0_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 514
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 642
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 706
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 770
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 979
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1229
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1354
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1395
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1786
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1802
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1932
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1979
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1996
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2098
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2132
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2230
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2264
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2327
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 327
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 390
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 453
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 240
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(210): truncated value with size 32 to match size of target (7) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 210
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(213): truncated value with size 32 to match size of target (7) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 213
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|version_id:version_id" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 250
Info (12128): Elaborating entity "system_acl_iface_hps" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 347
Info (12128): Elaborating entity "system_acl_iface_hps_fpga_interfaces" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps.v Line: 183
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps.v Line: 227
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io_border" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 95
Info (12128): Elaborating entity "hps_sdram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 239
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 380
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_sys_description_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 76
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 76
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 76
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sys_description.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sbi1.tdf
    Info (12023): Found entity 1: altsyncram_sbi1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_sbi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sbi1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/sys_description.hex" -- setting initial value for remaining addresses to 0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 76
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 163
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 202
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 217
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 251
Info (12128): Elaborating entity "mem_org_mode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 265
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(28): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/mem_org_mode.v Line: 28
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(33): truncated value with size 2 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/mem_org_mode.v Line: 33
Warning (10034): Output port "slave_waitrequest" at mem_org_mode.v(15) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/mem_org_mode.v Line: 15
Info (12128): Elaborating entity "altera_irq_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_irq_bridge:irq_bridge_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 305
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 378
Info (12128): Elaborating entity "irq_ena" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 391
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 416
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 190
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:kernel_cra_s0_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 254
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 509
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 560
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 475
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:kernel_cntrl_m0_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 952
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1016
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1161
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1245
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1286
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1411
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1452
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1493
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1618
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2134
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 190
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2150
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2166
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2296
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2349
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2366
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2485
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2519
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2640
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2706
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2904
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 3070
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_irq_mapper:irq_mapper" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 482
Info (12128): Elaborating entity "system_acl_iface_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 387
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_address_span_extender:address_span_extender_kernel" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 426
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 490
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 428
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:acl_kernel_interface_kernel_cntrl_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 556
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 684
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 768
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 809
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1141
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1182
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_002:router_002" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1230
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_002:router_002|system_acl_iface_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1312
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1412
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1541
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1593
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 1737
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 514
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 103
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 167
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 538
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 177
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 241
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 322
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 406
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 447
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 463
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 479
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 496
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 513
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 547
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 576
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper:irq_mapper" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 545
Info (12128): Elaborating entity "system_acl_iface_irq_mapper_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper_001:irq_mapper_001" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface.v Line: 551
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 219
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(21): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/cra_ring_node.sv Line: 21
Info (12128): Elaborating entity "cra_ring_root" for hierarchy "system:the_system|cra_ring_root:cra_root" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 250
Info (12128): Elaborating entity "vector_add_system" for hierarchy "system:the_system|vector_add_system:vector_add_system" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 273
Info (12128): Elaborating entity "vector_add_top_wrapper" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 106
Info (12128): Elaborating entity "vector_add_function_wrapper" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 682
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "group_id" into its bus
Info (12128): Elaborating entity "acl_profiler" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_profiler:profiler_inst" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1340
Info (12128): Elaborating entity "acl_profile_counter" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[0].counter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 74
Warning (10230): Verilog HDL assignment warning at acl_profiler.v(149): truncated value with size 128 to match size of target (64) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 149
Warning (10230): Verilog HDL assignment warning at acl_profiler.v(154): truncated value with size 64 to match size of target (32) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_profiler.v(155): truncated value with size 128 to match size of target (64) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler.v Line: 155
Info (12128): Elaborating entity "acl_work_group_dispatcher" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1361
Info (12128): Elaborating entity "acl_kernel_finish_detector" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1690
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 145
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(153): truncated value with size 97 to match size of target (96) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_multistage_accumulator.v Line: 153
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 184
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(153): truncated value with size 97 to match size of target (96) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_multistage_accumulator.v Line: 153
Info (12128): Elaborating entity "acl_id_iterator" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1716
Warning (10036): Verilog HDL or VHDL warning at acl_id_iterator.v(67): object "issue_check" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 67
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_shift_register:register_block[0].acl_gid" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 89
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_shift_register:acl_valid" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 109
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 142
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_fifo.v Line: 200
Info (12130): Elaborated megafunction instantiation "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_fifo.v Line: 200
Info (12133): Instantiated megafunction "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_fifo.v Line: 200
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf
    Info (12023): Found entity 1: scfifo_25d1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_25d1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_25d1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s7a1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s7a1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_25d1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf
    Info (12023): Found entity 1: altsyncram_1hn1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1hn1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf
    Info (12023): Found entity 1: cmpr_1l8 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cmpr_1l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:almost_full_comparer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 56
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:three_comparison" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf
    Info (12023): Found entity 1: cntr_egb File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_egb.tdf Line: 26
Info (12128): Elaborating entity "cntr_egb" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf
    Info (12023): Found entity 1: cntr_rg7 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_rg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_rg7" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_fgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_s7a1.tdf Line: 60
Info (12128): Elaborating entity "acl_work_item_iterator" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_id_iterator.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(70): object "global_total" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_work_item_iterator.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(71): object "local_total" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_work_item_iterator.v Line: 71
Info (12128): Elaborating entity "vector_add_function" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1819
Info (12128): Elaborating entity "vector_add_sys_cycle_time" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_sys_cycle_time:system_cycle_time_module" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1109
Info (12128): Elaborating entity "vector_add_basic_block_0" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 1184
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 447
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (3) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 124
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 148
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 250
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo|acl_staging_reg:staging_reg" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 518
Warning (10230): Verilog HDL assignment warning at lsu_top.v(1347): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1347
Warning (10230): Verilog HDL assignment warning at lsu_top.v(1350): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1350
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(221) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 221
Info (12128): Elaborating entity "lsu_streaming_read" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1172
Warning (10036): Verilog HDL or VHDL warning at lsu_streaming.v(128): object "base_offset" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 128
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 122
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 124
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 148
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 250
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "lsu_burst_read_master" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 241
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(146): truncated value with size 32 to match size of target (30) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 146
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(166): truncated value with size 32 to match size of target (30) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 166
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(178): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 178
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(182): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 182
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(185): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 185
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(187): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 187
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(209): truncated value with size 32 to match size of target (6) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 209
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(220): truncated value with size 32 to match size of target (6) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 220
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 243
Info (12130): Elaborated megafunction instantiation "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 243
Info (12133): Instantiated megafunction "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_burst_master.v Line: 243
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_cp91.tdf
    Info (12023): Found entity 1: scfifo_cp91 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_cp91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_cp91" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_jv91.tdf
    Info (12023): Found entity 1: a_dpfifo_jv91 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_jv91" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_cp91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf
    Info (12023): Found entity 1: altsyncram_34i1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_34i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_34i1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|altsyncram_34i1:FIFOram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf
    Info (12023): Found entity 1: cmpr_5l8 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cmpr_5l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cmpr_5l8:almost_full_comparer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cmpr_5l8:three_comparison" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_igb.tdf Line: 26
Info (12128): Elaborating entity "cntr_igb" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_igb:rd_ptr_msb" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_vg7:usedw_counter" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_cp91:auto_generated|a_dpfifo_jv91:dpfifo|cntr_jgb:wr_ptr" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_jv91.tdf Line: 59
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add.v Line: 905
Warning (10230): Verilog HDL assignment warning at lsu_top.v(1347): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1347
Warning (10230): Verilog HDL assignment warning at lsu_top.v(1350): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1350
Warning (10034): Output port "o_readdata" at lsu_top.v(202) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 202
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(221) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 221
Info (12128): Elaborating entity "lsu_streaming_write" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_top.v Line: 1205
Warning (10036): Verilog HDL or VHDL warning at lsu_streaming.v(385): object "last_word_address" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 385
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(479): truncated value with size 32 to match size of target (30) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 479
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(563): truncated value with size 32 to match size of target (30) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 563
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(565): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 565
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(573): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 573
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(584): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 584
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(591): truncated value with size 30 to match size of target (3) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 591
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(601): truncated value with size 32 to match size of target (3) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 601
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 379
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 124
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 148
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 250
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 668
Info (12130): Elaborated megafunction instantiation "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 668
Info (12133): Instantiated megafunction "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" with the following parameter: File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 668
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "almost_full_value" = "62"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_psc1.tdf
    Info (12023): Found entity 1: scfifo_psc1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_psc1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_psc1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rt91.tdf
    Info (12023): Found entity 1: a_dpfifo_rt91 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_rt91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_rt91" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/scfifo_psc1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf
    Info (12023): Found entity 1: altsyncram_j0i1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_j0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j0i1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|vector_add_function:vector_add_function_inst0|vector_add_basic_block_0:vector_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_psc1:auto_generated|a_dpfifo_rt91:dpfifo|altsyncram_j0i1:FIFOram" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/a_dpfifo_rt91.tdf Line: 46
Info (12128): Elaborating entity "acl_avm_to_ic" for hierarchy "system:the_system|vector_add_system:vector_add_system|acl_avm_to_ic:gmem0_.t[0].gmem0_avm_to_ic" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 235
Info (12128): Elaborating entity "vector_add_system_interconnect_0" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 283
Warning (10230): Verilog HDL assignment warning at vector_add_system.v(761): truncated value with size 32 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 761
Info (12128): Elaborating entity "acl_ic_master_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_intf:m[0].m_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 742
Warning (12158): Entity "acl_ic_master_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 742
Info (12128): Elaborating entity "acl_arb_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_arb_intf:m[0].arb_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 750
Warning (12158): Entity "acl_arb_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 750
Info (12128): Elaborating entity "acl_ic_wrp_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_wrp_intf:m[0].wrp_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 754
Warning (12158): Entity "acl_ic_wrp_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 754
Info (12128): Elaborating entity "acl_ic_rrp_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_rrp_intf:m[0].rrp_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 759
Warning (12158): Entity "acl_ic_rrp_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 759
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_endpoint:m[0].m_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 781
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 855
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 125
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 152
Info (12128): Elaborating entity "vector_add_system_interconnect_1" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 329
Warning (10230): Verilog HDL assignment warning at vector_add_system.v(952): truncated value with size 32 to match size of target (1) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 952
Info (12128): Elaborating entity "acl_ic_mem_router" for hierarchy "system:the_system|vector_add_system:vector_add_system|acl_ic_mem_router:gmem0_.router[0].router" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 433
Warning (10036): Verilog HDL or VHDL warning at acl_ic_mem_router.v(68): object "pending" assigned a value but never read File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_mem_router.v Line: 68
Info (12128): Elaborating entity "vector_add_system_interconnect_2" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 470
Warning (10230): Verilog HDL assignment warning at vector_add_system.v(1144): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1144
Info (12128): Elaborating entity "acl_ic_master_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_intf:m[0].m_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1125
Warning (12158): Entity "acl_ic_master_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1125
Info (12128): Elaborating entity "acl_arb_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb_intf:m[0].arb_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1133
Warning (12158): Entity "acl_arb_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1133
Info (12128): Elaborating entity "acl_ic_wrp_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_wrp_intf:m[0].wrp_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1137
Warning (12158): Entity "acl_ic_wrp_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1137
Info (12128): Elaborating entity "acl_ic_rrp_intf" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_rrp_intf:m[0].rrp_intf" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1142
Warning (12158): Entity "acl_ic_rrp_intf" contains only dangling pins File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1142
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1164
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1164
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1164
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (2) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1238
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 125
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 152
Warning (10230): Verilog HDL assignment warning at acl_ic_slave_rrp.v(188): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 188
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 127
Info (12128): Elaborating entity "acl_arb2" for hierarchy "system:the_system|vector_add_system:vector_add_system|vector_add_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 1315
Info (12128): Elaborating entity "acl_ic_to_avm" for hierarchy "system:the_system|vector_add_system:vector_add_system|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 525
Warning (10034): Output port "avm_enable" at acl_ic_to_avm.v(24) has no driver File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_ic_to_avm.v Line: 24
Info (12128): Elaborating entity "acl_profiler_external_memory" for hierarchy "system:the_system|vector_add_system:vector_add_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/vector_add_system.v Line: 552
Warning (10230): Verilog HDL assignment warning at acl_profiler_extmem.v(124): truncated value with size 32 to match size of target (5) File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/acl_profiler_extmem.v Line: 124
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 299
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_mm_interconnect_0.v Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_2" for hierarchy "system:the_system|system_mm_interconnect_2:mm_interconnect_2" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/system.v Line: 324
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:acl_iface_kernel_cra_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_mm_interconnect_2.v Line: 104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cra_root_cra_slave_translator" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_mm_interconnect_2.v Line: 168
Info (12128): Elaborating entity "async_counter_30" for hierarchy "async_counter_30:AC30" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 136
Warning (12020): Port "control_read_length" on the entity instantiation of "read_master" is connected to a signal of width 32. The formal width of the signal in the module is 30.  The extra bits will be ignored. File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/lsu_streaming.v Line: 241
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[63]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[62]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[61]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[60]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[59]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[58]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[57]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[56]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[55]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[54]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[53]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[52]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[51]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[50]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[49]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[48]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[47]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[46]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[45]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[44]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[43]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[42]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[41]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[40]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[39]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[38]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[37]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[36]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[35]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[34]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[33]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[32]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[31]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[30]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[29]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[28]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[27]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[26]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[25]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[24]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[23]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[22]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[21]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[20]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[19]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[18]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[17]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[16]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[15]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[14]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[13]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[12]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[11]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[10]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[9]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[8]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[7]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[6]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[5]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[4]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[3]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[2]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[1]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[31]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[30]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[29]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[28]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[27]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[26]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[25]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[24]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[23]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[22]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[21]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[20]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[19]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[18]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[17]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[16]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[15]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[14]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[13]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[12]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[11]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[10]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[9]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[8]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[7]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[6]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[5]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[4]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[3]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[2]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[1]" is missing source, defaulting to GND File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd" File: /home/ish/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[32]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1064
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[33]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1096
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[34]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1128
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[35]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1160
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[36]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1192
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[37]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1224
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[38]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1256
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[39]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1288
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[40]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1320
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[41]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1352
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[42]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1384
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[43]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1416
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[44]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1448
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[45]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1480
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[46]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1512
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[47]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1544
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[48]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1576
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[49]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1608
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[50]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1640
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[51]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1672
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[52]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1704
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[53]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1736
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[54]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1768
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[55]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1800
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[56]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1832
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[57]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1864
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[58]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1896
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[59]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1928
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[60]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1960
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[61]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1992
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[62]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2024
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[63]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2056
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2088
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2120
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2152
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2184
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2216
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2248
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2280
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2312
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2344
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2376
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2408
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2440
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2472
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2504
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2536
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2568
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2600
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2632
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2664
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2696
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2728
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2760
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2792
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2824
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2856
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2888
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2920
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2952
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 2984
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3016
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3048
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3080
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3112
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3144
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3208
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3240
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3272
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3304
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3336
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3368
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3400
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3432
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3464
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3496
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3528
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3560
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3592
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3624
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3656
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3688
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3720
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3752
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3784
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3816
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3848
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3880
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3912
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3944
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 3976
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4008
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4040
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4072
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4104
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4136
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4168
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4200
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4232
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4264
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4296
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4328
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4360
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4392
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4424
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4456
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4488
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4520
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4552
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4584
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4616
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4648
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4680
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4712
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4744
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4776
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4808
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4840
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4872
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4936
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 4968
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5000
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5032
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5064
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5096
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5128
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5160
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5192
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5224
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5256
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5288
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5320
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5352
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5384
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5416
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5448
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5480
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5512
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5544
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5576
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5608
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5640
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5672
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5704
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5736
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5768
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5800
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5832
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5864
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5896
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5928
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5960
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 5992
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 6056
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 6088
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 6120
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 6152
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[31]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1032
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[30]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 1000
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[29]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 968
        Warning (14320): Synthesized away node "system:the_system|vector_add_system:vector_add_system|vector_add_top_wrapper:vector_add|vector_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[28]" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_1hn1.tdf Line: 936
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 320
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 320
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf
    Info (12023): Found entity 1: altsyncram_00n1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_00n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf
    Info (12023): Found entity 1: altsyncram_0aj1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_0aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "320"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "320"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/db/altsyncram_g9j1.tdf Line: 28
Warning (12241): 59 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_mem_dq[0]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[1]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[2]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[3]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[4]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[5]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[6]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[7]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[8]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[9]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[10]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[11]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[12]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[13]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[14]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[15]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[16]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[17]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[18]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[19]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[20]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[21]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[22]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[23]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[24]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[25]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[26]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[27]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[28]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[29]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[30]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dq[31]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Warning (13010): Node "memory_mem_dqs[0]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Warning (13010): Node "memory_mem_dqs[1]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Warning (13010): Node "memory_mem_dqs[2]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Warning (13010): Node "memory_mem_dqs[3]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Warning (13010): Node "memory_mem_dqs_n[0]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Warning (13010): Node "memory_mem_dqs_n[1]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Warning (13010): Node "memory_mem_dqs_n[2]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Warning (13010): Node "memory_mem_dqs_n[3]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Warning (13010): Node "emac_mdio~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 64
    Warning (13010): Node "sd_cmd~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 73
    Warning (13010): Node "sd_d[0]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 75
    Warning (13010): Node "sd_d[1]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 75
    Warning (13010): Node "sd_d[2]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 75
    Warning (13010): Node "sd_d[3]~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 75
    Warning (13010): Node "led~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 78
    Warning (13010): Node "i2c_sda~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 80
    Warning (13010): Node "i2c_scl~synth" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 79
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 629 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2079
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 189
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 187
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1819
    Info (17048): Logic cell "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 181
Info (286031): Timing-Driven Synthesis is running on partition "system_acl_iface_hps_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16604 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 49 bidirectional pins
    Info (21061): Implemented 14348 logic cells
    Info (21064): Implemented 1500 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 478 warnings
    Info: Peak virtual memory: 1891 megabytes
    Info: Processing ended: Sun Nov 22 13:13:38 2015
    Info: Elapsed time: 00:04:24
    Info: Total CPU time (on all processors): 00:04:33
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Nov 22 13:13:42 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: Using INI file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 9548 fanout uses global clock CLKCTRL_G6
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G9
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1138 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): fpga_clk_50~inputCLKENA0 with 2090 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
Warning (332049): Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332174): Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332174): Ignored filter at top.sdc(14): fpga_button_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
Warning (332049): Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
Warning (332174): Ignored filter at top.sdc(15): fpga_button_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
Warning (332049): Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
Warning (332174): Ignored filter at top.sdc(16): fpga_dipsw_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
Warning (332049): Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
Warning (332174): Ignored filter at top.sdc(17): fpga_dipsw_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
Warning (332049): Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
Warning (332174): Ignored filter at top.sdc(18): fpga_dipsw_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(19): fpga_dipsw_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
Warning (332049): Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
Warning (332174): Ignored filter at top.sdc(20): fpga_led_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
Warning (332049): Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
Warning (332174): Ignored filter at top.sdc(21): fpga_led_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
Warning (332049): Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
Warning (332174): Ignored filter at top.sdc(22): fpga_led_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
Warning (332049): Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): fpga_led_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
Warning (332049): Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
Warning (332049): Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
Warning (332174): Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
Warning (332049): Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
Warning (332174): Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
Warning (332049): Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
Warning (332174): Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
Warning (332174): Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
Warning (332049): Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
Warning (332174): Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
Warning (332049): Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
Warning (332174): Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
Warning (332174): Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
Warning (332049): Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
Warning (332174): Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 79
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 79
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 80
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 80
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 81
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 81
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 82
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 82
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 83
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 83
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 84
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 84
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 85
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 85
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 86
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 86
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 87
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 88
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 89
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 90
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 91
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 92
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 94
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 95
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 95
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 104
Warning (332174): Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
Warning (332174): Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
Warning (332174): Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
Warning (332174): Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
Warning (332174): Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
Warning (332174): Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
Warning (332174): Ignored filter at top.sdc(121): led[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {led[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(122): led[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
Warning (332049): Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {led[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
Warning (332174): Ignored filter at top.sdc(123): led[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {led[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
Warning (332174): Ignored filter at top.sdc(124): led[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {led[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 140
    Info (332050): set_false_path -from * -to [get_ports {led[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 140
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 141
    Info (332050): set_false_path -from * -to [get_ports {led[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 142
    Info (332050): set_false_path -from * -to [get_ports {led[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 142
Warning (332049): Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 143
    Info (332050): set_false_path -from * -to [get_ports {led[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 143
Warning (332174): Ignored filter at top.sdc(158): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
Warning (332174): Ignored filter at top.sdc(159): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
Warning (332174): Ignored filter at top.sdc(163): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(163): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 163
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(164): Argument <to> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 164
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0 File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 164
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_clean.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.570 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 960 registers into blocks of type EC
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "memory_mem_dm[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs_n[4]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:34
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:50
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:01:23
Info (11888): Total time spent on timing analysis during the Fitter is 42.04 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:38
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.v Line: 57
Info (144001): Generated suppressed messages file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 3409 megabytes
    Info: Processing ended: Sun Nov 22 13:18:18 2015
    Info: Elapsed time: 00:04:36
    Info: Total CPU time (on all processors): 00:09:18
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Nov 22 13:18:23 2015
Info: Command: quartus_sta top -c top
Info: Using INI file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
Warning (332049): Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 7
Warning (332174): Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 8
Warning (332174): Ignored filter at top.sdc(14): fpga_button_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
Warning (332049): Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 14
Warning (332174): Ignored filter at top.sdc(15): fpga_button_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
Warning (332049): Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 15
Warning (332174): Ignored filter at top.sdc(16): fpga_dipsw_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
Warning (332049): Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 16
Warning (332174): Ignored filter at top.sdc(17): fpga_dipsw_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
Warning (332049): Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 17
Warning (332174): Ignored filter at top.sdc(18): fpga_dipsw_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(19): fpga_dipsw_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
Warning (332049): Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 19
Warning (332174): Ignored filter at top.sdc(20): fpga_led_pio[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
Warning (332049): Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 20
Warning (332174): Ignored filter at top.sdc(21): fpga_led_pio[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
Warning (332049): Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 21
Warning (332174): Ignored filter at top.sdc(22): fpga_led_pio[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
Warning (332049): Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): fpga_led_pio[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
Warning (332049): Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
Warning (332049): Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 26
Warning (332174): Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
Warning (332049): Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 28
Warning (332174): Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
Warning (332049): Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 29
Warning (332174): Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 30
Warning (332174): Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
Warning (332049): Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 41
Warning (332174): Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
Warning (332049): Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 42
Warning (332174): Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 53
Warning (332174): Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
Warning (332049): Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 68
Warning (332174): Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}]  File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 79
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 79
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 80
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 80
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 81
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 81
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 82
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 82
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 83
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 83
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 84
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 84
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 85
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 85
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 86
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 86
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 87
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 88
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 89
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 90
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 91
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 92
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 94
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 95
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 95
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 104
Warning (332174): Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 106
Warning (332174): Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 107
Warning (332174): Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 108
Warning (332174): Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 109
Warning (332174): Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 110
Warning (332174): Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 111
Warning (332174): Ignored filter at top.sdc(121): led[0] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {led[0]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(122): led[1] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
Warning (332049): Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {led[1]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 122
Warning (332174): Ignored filter at top.sdc(123): led[2] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {led[2]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 123
Warning (332174): Ignored filter at top.sdc(124): led[3] could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {led[3]}] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 140
    Info (332050): set_false_path -from * -to [get_ports {led[0]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 140
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 141
    Info (332050): set_false_path -from * -to [get_ports {led[1]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 142
    Info (332050): set_false_path -from * -to [get_ports {led[2]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 142
Warning (332049): Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 143
    Info (332050): set_false_path -from * -to [get_ports {led[3]}] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 143
Warning (332174): Ignored filter at top.sdc(158): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 158
Warning (332174): Ignored filter at top.sdc(159): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/top.sdc Line: 159
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_clean.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[11] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.730               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.276               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.597               0.000 fpga_clk_50 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.227               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.230               0.000 fpga_clk_50 
    Info (332119):     0.310               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 1.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.856               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.375               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     6.722               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.847               0.000 fpga_clk_50 
Info (332146): Worst-case removal slack is 0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.470               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.529               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.594               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.661               0.000 fpga_clk_50 
Info (332146): Worst-case minimum pulse width slack is 0.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.608               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.623               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.892               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.332               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.745               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.880               0.000 fpga_clk_50 
    Info (332119):   149.670               0.000 i2c_scl 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.200
    Info (332114): Worst Case Available Settling Time: 9.386 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 85C Model)               |  0.486  0.482
Info: Bus Turnaround Time (Slow 1100mV 85C Model)           |  2.765     --
Info: Core (Slow 1100mV 85C Model)                          |   1.73  0.143
Info: Core Recovery/Removal (Slow 1100mV 85C Model)         |  3.375   0.47
Info: DQS vs CK (Slow 1100mV 85C Model)                     |  0.438  0.266
Info: Postamble (Slow 1100mV 85C Model)                     |   0.52   0.52
Info: Read Capture (Slow 1100mV 85C Model)                  |  0.237   0.19
Info: Write (Slow 1100mV 85C Model)                         |  0.255  0.255
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[11] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.727               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.381               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.949               0.000 fpga_clk_50 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.212               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.213               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.219               0.000 fpga_clk_50 
Info (332146): Worst-case recovery slack is 2.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.081               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.468               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     6.882               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.992               0.000 fpga_clk_50 
Info (332146): Worst-case removal slack is 0.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.458               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.460               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.513               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.623               0.000 fpga_clk_50 
Info (332146): Worst-case minimum pulse width slack is 0.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.613               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.630               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.892               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.311               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.725               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.917               0.000 fpga_clk_50 
    Info (332119):   149.674               0.000 i2c_scl 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.200
    Info (332114): Worst Case Available Settling Time: 9.495 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 0C Model)                |  0.472  0.485
Info: Bus Turnaround Time (Slow 1100mV 0C Model)            |   2.79     --
Info: Core (Slow 1100mV 0C Model)                           |  1.727  0.162
Info: Core Recovery/Removal (Slow 1100mV 0C Model)          |  3.468   0.46
Info: DQS vs CK (Slow 1100mV 0C Model)                      |  0.446  0.301
Info: Postamble (Slow 1100mV 0C Model)                      |  0.505  0.505
Info: Read Capture (Slow 1100mV 0C Model)                   |  0.254  0.206
Info: Write (Slow 1100mV 0C Model)                          |  0.266  0.266
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[11] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 2.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.110               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     2.495               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     5.690               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    10.029               0.000 fpga_clk_50 
Info (332146): Worst-case hold slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.134               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.157               0.000 fpga_clk_50 
    Info (332119):     0.182               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 3.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.580               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.727               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     7.840               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    17.260               0.000 fpga_clk_50 
Info (332146): Worst-case removal slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.325               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.364               0.000 fpga_clk_50 
    Info (332119):     0.497               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 0.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.883               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.891               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.892               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.452               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.875               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.481               0.000 fpga_clk_50 
    Info (332119):   149.336               0.000 i2c_scl 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.200
    Info (332114): Worst Case Available Settling Time: 11.250 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 85C Model)               |  0.509  0.533
Info: Bus Turnaround Time (Fast 1100mV 85C Model)           |  2.898     --
Info: Core (Fast 1100mV 85C Model)                          |   2.11  0.084
Info: Core Recovery/Removal (Fast 1100mV 85C Model)         |  3.727  0.497
Info: DQS vs CK (Fast 1100mV 85C Model)                     |  0.523  0.377
Info: Postamble (Fast 1100mV 85C Model)                     |  0.597  0.597
Info: Read Capture (Fast 1100mV 85C Model)                  |  0.374  0.327
Info: Write (Fast 1100mV 85C Model)                         |  0.324  0.324
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[11] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 2.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.110               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.045               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     6.107               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    10.906               0.000 fpga_clk_50 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.077               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.123               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.138               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.150               0.000 fpga_clk_50 
Info (332146): Worst-case recovery slack is 3.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.825               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.999               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.091               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    17.560               0.000 fpga_clk_50 
Info (332146): Worst-case removal slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.262               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.333               0.000 fpga_clk_50 
    Info (332119):     0.473               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
Info (332146): Worst-case minimum pulse width slack is 0.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.887               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.892               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     0.894               0.000 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.666               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.453               0.000 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.879               0.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.436               0.000 fpga_clk_50 
    Info (332119):   149.286               0.000 i2c_scl 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.200
    Info (332114): Worst Case Available Settling Time: 11.484 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473
    Info (332115): -to [remove_from_collection [get_registers {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {the_system|acl_iface|hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 0C Model)                |  0.481  0.564
Info: Bus Turnaround Time (Fast 1100mV 0C Model)            |   2.91     --
Info: Core (Fast 1100mV 0C Model)                           |   2.11  0.077
Info: Core Recovery/Removal (Fast 1100mV 0C Model)          |  3.825  0.473
Info: DQS vs CK (Fast 1100mV 0C Model)                      |  0.524    0.4
Info: Postamble (Fast 1100mV 0C Model)                      |  0.603  0.603
Info: Read Capture (Fast 1100mV 0C Model)                   |  0.375  0.328
Info: Write (Fast 1100mV 0C Model)                          |  0.338  0.338
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 259 warnings
    Info: Peak virtual memory: 2145 megabytes
    Info: Processing ended: Sun Nov 22 13:19:12 2015
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:27
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sun Nov 22 13:19:17 2015
Info: Command: quartus_cdb -t scripts/post_flow.tcl compile top top
Info: Quartus(args): compile top top
Info: Using INI file /home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/bin_vector_add/quartus.ini
Info: Running post-flow script
Info: Project name: top
Info: Running PLL adjustment script
Info: Generating fpga.bin from top.rbf
Info: Creating fpga.bin from files: top.rbf
Info: Checking for OpenCL SDK installation, environment should have ALTERAOCLSDKROOT defined
Info: ALTERAOCLSDKROOT=/home/ish/altera/15.1/hld
Info: create_fpga_bin.tcl: Input files: top.rbf
Info: create_fpga_bin.tcl: Created fpga.bin with one section
Info (23030): Evaluation of Tcl script scripts/post_flow.tcl was successful
Info: Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1297 megabytes
    Info: Processing ended: Sun Nov 22 13:20:53 2015
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:01:37
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 1008 warnings
Info (23030): Evaluation of Tcl script /home/ish/altera/15.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1008 warnings
    Info: Peak virtual memory: 1046 megabytes
    Info: Processing ended: Sun Nov 22 13:20:54 2015
    Info: Elapsed time: 00:11:47
    Info: Total CPU time (on all processors): 00:17:19
