{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681816808960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681816808960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 12:20:08 2023 " "Processing started: Tue Apr 18 12:20:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681816808960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816808960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accessControl -c accessControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816808960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681816809560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681816809560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arq " "Found design unit 1: dec-arq" {  } { { "dec.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820143 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820145 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820145 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1681816820147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arq " "Found design unit 1: mux-arq" {  } { { "mux.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820148 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_scan_tb-arq " "Found design unit 1: Key_scan_tb-arq" {  } { { "key_scan_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820149 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_scan_tb " "Found entity 1: Key_scan_tb" {  } { { "key_scan_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_scan-arq " "Found design unit 1: key_scan-arq" {  } { { "key_scan.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820151 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_decode_tb-arq " "Found design unit 1: Key_decode_tb-arq" {  } { { "key_decode_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_decode_tb " "Found entity 1: Key_decode_tb" {  } { { "key_decode_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_control_tb-arq " "Found design unit 1: Key_control_tb-arq" {  } { { "key_control_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_control_tb " "Found entity 1: Key_control_tb" {  } { { "key_control_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_decode-arq " "Found design unit 1: key_decode-arq" {  } { { "key_decode.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820158 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_decode " "Found entity 1: key_decode" {  } { { "key_decode.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-bhv " "Found design unit 1: clkdiv-bhv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/clkdiv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/clkdiv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_control-arq " "Found design unit 1: key_control-arq" {  } { { "key_control.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "key_control.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/fulladder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/fulladder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "FFD.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/FFD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/FFD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_tb-arq " "Found design unit 1: mux_tb-arq" {  } { { "mux_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/mux_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_tb " "Found entity 1: mux_tb" {  } { { "mux_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/mux_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-arq " "Found design unit 1: decoder_tb-arq" {  } { { "dec_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dec_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "dec_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dec_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_tb-arq " "Found design unit 1: adder_tb-arq" {  } { { "adder_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/adder_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/adder_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_reader-arq " "Found design unit 1: keyboard_reader-arq" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/keyboard_reader.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_reader " "Found entity 1: keyboard_reader" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/keyboard_reader.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accessControlSystem-arq " "Found design unit 1: accessControlSystem-arq" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""} { "Info" "ISGN_ENTITY_NAME" "1 accessControlSystem " "Found entity 1: accessControlSystem" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-arq " "Found design unit 1: serial_receiver-arq" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arq " "Found design unit 1: shift_register-arq" {  } { { "shift_register.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/shift_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/shift_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-arq " "Found design unit 1: serial_control-arq" {  } { { "serial_control.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arq " "Found design unit 1: SLCDC-arq" {  } { { "SLCDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SLCDC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SLCDC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher-arq " "Found design unit 1: dispatcher-arq" {  } { { "dispatcher.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dispatcher.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "dispatcher.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/dispatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_controller-arq " "Found design unit 1: door_controller-arq" {  } { { "door_controller.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/door_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_controller " "Found entity 1: door_controller" {  } { { "door_controller.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/door_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arq " "Found design unit 1: SDC-arq" {  } { { "SDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SDC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SDC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816820199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accessControlSystem " "Elaborating entity \"accessControlSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681816820272 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 3 8 accessControlSystem.vhd(118) " "VHDL Incomplete Partial Association warning at accessControlSystem.vhd(118): port or argument \"outputPort\" has 3/8 unassociated elements" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 118 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1681816820272 "|accessControlSystem"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data\[7..5\] accessControlSystem.vhd(14) " "Using initial value X (don't care) for net \"data\[7..5\]\" at accessControlSystem.vhd(14)" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820272 "|accessControlSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_reader keyboard_reader:u_keyboard_reader " "Elaborating entity \"keyboard_reader\" for hierarchy \"keyboard_reader:u_keyboard_reader\"" {  } { { "accessControlSystem.vhd" "u_keyboard_reader" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode " "Elaborating entity \"key_decode\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\"" {  } { { "keyboard_reader.vhd" "u_key_decode" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/keyboard_reader.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan " "Elaborating entity \"key_scan\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\"" {  } { { "key_decode.vhd" "u_key_scan" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter " "Elaborating entity \"counter\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\"" {  } { { "key_scan.vhd" "u_counter" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg " "Elaborating entity \"reg\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\"" {  } { { "counter.vhd" "u_reg" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/counter.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD0 " "Elaborating entity \"FFD\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD0\"" {  } { { "reg.vhd" "u_FFD0" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/reg.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\"" {  } { { "counter.vhd" "u_adder" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\|fulladder:u_fulladder0 " "Elaborating entity \"fulladder\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\|fulladder:u_fulladder0\"" {  } { { "adder.vhd" "u_fulladder0" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/adder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|dec:u_dec " "Elaborating entity \"dec\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|dec:u_dec\"" {  } { { "key_scan.vhd" "u_dec" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|mux:u_mux " "Elaborating entity \"mux\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|mux:u_mux\"" {  } { { "key_scan.vhd" "u_mux" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_scan.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control " "Elaborating entity \"key_control\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control\"" {  } { { "key_decode.vhd" "u_key_control" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk " "Elaborating entity \"clkdiv\" for hierarchy \"keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\"" {  } { { "key_decode.vhd" "u_clk" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/key_decode.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:u_SLCDC " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:u_SLCDC\"" {  } { { "accessControlSystem.vhd" "u_SLCDC" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver " "Elaborating entity \"serial_receiver\" for hierarchy \"SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\"" {  } { { "SLCDC.vhd" "u_serial_receiver" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SLCDC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "busy serial_receiver.vhd(16) " "VHDL Signal Declaration warning at serial_receiver.vhd(16): used implicit default value for signal \"busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "serial_receiver.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_receiver.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681816820412 "|accessControlSystem|SLCDC:u_SLCDC|serial_receiver:u_serial_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register " "Elaborating entity \"shift_register\" for hierarchy \"SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\"" {  } { { "serial_receiver.vhd" "u_shift_register" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_receiver.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_control SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control " "Elaborating entity \"serial_control\" for hierarchy \"SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\"" {  } { { "serial_receiver.vhd" "u_serial_control" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/serial_receiver.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher SLCDC:u_SLCDC\|dispatcher:u_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"SLCDC:u_SLCDC\|dispatcher:u_dispatcher\"" {  } { { "SLCDC.vhd" "u_dispatcher" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SLCDC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv SLCDC:u_SLCDC\|clkdiv:u_clkdiv " "Elaborating entity \"clkdiv\" for hierarchy \"SLCDC:u_SLCDC\|clkdiv:u_clkdiv\"" {  } { { "SLCDC.vhd" "u_clkdiv" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SLCDC.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:u_UsbPort " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:u_UsbPort\"" {  } { { "accessControlSystem.vhd" "u_UsbPort" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "b2v_inst" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681816820502 ""}  } { { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681816820502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:u_SDC " "Elaborating entity \"SDC\" for hierarchy \"SDC:u_SDC\"" {  } { { "accessControlSystem.vhd" "u_SDC" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820954 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "onoff SDC.vhd(11) " "VHDL Signal Declaration warning at SDC.vhd(11): used implicit default value for signal \"onoff\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SDC.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681816820954 "|accessControlSystem|SDC:u_SDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_s SDC.vhd(62) " "Verilog HDL or VHDL warning at SDC.vhd(62): object \"busy_s\" assigned a value but never read" {  } { { "SDC.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SDC.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681816820954 "|accessControlSystem|SDC:u_SDC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_controller SDC:u_SDC\|door_controller:u_door_controller " "Elaborating entity \"door_controller\" for hierarchy \"SDC:u_SDC\|door_controller:u_door_controller\"" {  } { { "SDC.vhd" "u_door_controller" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/SDC.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816820979 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout\[4..1\] door_controller.vhd(11) " "Using initial value X (don't care) for net \"dout\[4..1\]\" at door_controller.vhd(11)" {  } { { "door_controller.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/door_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816820979 "|accessControlSystem|SDC:u_SDC|door_controller:u_door_controller"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681816821176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.18.12:20:24 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl " "2023.04.18.12:20:24 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816824601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816826895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816826993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816829928 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681816830636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld02c89be1/alt_sld_fab.v" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816830893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816830893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816831000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816831008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816831099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831198 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816831198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681816831305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816831305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "V\[0\] GND " "Pin \"V\[0\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|V[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "V\[1\] GND " "Pin \"V\[1\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|V[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "V\[2\] GND " "Pin \"V\[2\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|V[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "V\[3\] GND " "Pin \"V\[3\]\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|V[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "onoff GND " "Pin \"onoff\" is stuck at GND" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/carol/OneDrive/Ambiente de Trabalho/Faculdade/LIC/projeto_lic/hardware/accessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681816833112 "|accessControlSystem|onoff"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681816833112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816833196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681816834371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681816834371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681816834445 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681816834445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681816834445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681816834445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681816834478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 12:20:34 2023 " "Processing ended: Tue Apr 18 12:20:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681816834478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681816834478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681816834478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681816834478 ""}
