HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||CDC3FF.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/49||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.cdc3ff.architecture_cdc3ff.||CDC3FF.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/50||CDC3FF.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\CDC3FF.vhd'/linenumber/17
Implementation;Synthesis||CL135||@N: Found sequential shift Dout with address depth of 3 words and data bit width of 1.||CDC3FF.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/54||CDC3FF.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\CDC3FF.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance data is being ignored due to limitations in architecture. ||CDC3FF.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/181||cdc3ff.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CDC3FF.vhd'/linenumber/34
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist CDC3FF ||CDC3FF.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/182||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock CDC3FF|Aclk which controls 1 sequential elements including data. This clock has no specified timing constraint which may adversely impact design performance. ||CDC3FF.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/212||cdc3ff.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CDC3FF.vhd'/linenumber/34
Implementation;Synthesis||MT530||@W:Found inferred clock CDC3FF|Bclk which controls 3 sequential elements including Dout. This clock has no specified timing constraint which may adversely impact design performance. ||CDC3FF.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/213||cdc3ff.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\CDC3FF.vhd'/linenumber/58
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||CDC3FF.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/215||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Bclk_c on CLKINT  I_2 ||CDC3FF.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/311||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CDC3FF|Aclk with period 10.00ns. Please declare a user-defined clock on port Aclk.||CDC3FF.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/361||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CDC3FF|Bclk with period 10.00ns. Please declare a user-defined clock on port Bclk.||CDC3FF.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\CDC3FF.srr'/linenumber/362||null;null
Implementation;Place and Route;RootName:CDC3FF
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||CDC3FF_layout_log.log;liberoaction://open_report/file/CDC3FF_layout_log.log||(null);(null)
