```verilog
module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output reg [3:0] q
);

    // Sequential logic to implement the 4-bit counter
    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0000; // Reset the counter to 0
        end else begin
            q <= q + 1;   // Increment the counter
        end
    end

endmodule
```