TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-04-03.09:09:21::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top"
		}]
}
TRACE::2025-04-03.09:09:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-04-03.09:09:21::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-04-03.09:09:21::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top"
		}]
}
TRACE::2025-04-03.09:09:21::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top"
		}]
}
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:21::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:21::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:21::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:21::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.09:09:21::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::mss does not exists at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::Creating sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::Writing mss at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:21::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.09:09:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-04-03.09:09:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-04-03.09:09:21::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.09:09:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-04-03.09:09:24::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.09:09:24::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-03.09:09:24::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.09:09:24::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.09:09:24::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.09:09:24::SCWSystem::Not a boot domain 
LOG::2025-04-03.09:09:24::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.09:09:24::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.09:09:24::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.09:09:24::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.09:09:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-03.09:09:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-03.09:09:24::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-04-03.09:09:24::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-03.09:09:24::SCWMssOS::Copying to export directory.
TRACE::2025-04-03.09:09:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.09:09:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.09:09:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.09:09:24::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.09:09:24::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.09:09:24::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWSystem::dir created 
TRACE::2025-04-03.09:09:24::SCWSystem::Writing the bif 
TRACE::2025-04-03.09:09:24::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.09:09:24::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.09:09:24::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.09:09:24::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.09:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.09:09:24::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.09:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.09:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-03.09:09:24::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.09:09:24::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.09:09:24::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.09:09:24::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.09:09:24::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.09:09:24::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.09:09:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-03.09:09:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-03.09:09:24::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-04-03.09:09:24::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-03.09:09:24::SCWMssOS::Copying to export directory.
TRACE::2025-04-03.09:09:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.09:09:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.09:09:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.09:09:24::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.09:09:24::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.09:09:24::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.09:09:24::SCWSystem::dir created 
TRACE::2025-04-03.09:09:24::SCWSystem::Writing the bif 
TRACE::2025-04-03.09:09:24::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.09:09:24::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.09:09:24::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.09:09:24::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.09:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.09:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:09:24::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:09:24::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:09:24::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:09:24::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:09:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.09:09:24::SCWPlatform::updated the xpfm file.
LOG::2025-04-03.09:18:53::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.09:18:53::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.09:18:53::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.09:18:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.09:18:53::SCWSystem::Not a boot domain 
LOG::2025-04-03.09:18:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.09:18:53::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.09:18:53::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.09:18:53::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.09:18:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:18:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:18:53::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:53::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:18:53::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:18:53::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:53::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.09:18:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-03.09:18:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-03.09:18:53::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-04-03.09:18:53::SCWMssOS::doing bsp build ... 
TRACE::2025-04-03.09:18:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-04-03.09:18:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-03.09:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.09:18:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.09:18:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.09:18:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.09:18:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.09:18:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.09:18:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.09:18:54::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.09:18:54::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.09:18:54::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.09:18:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.09:18:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.09:18:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.09:18:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.09:18:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.09:18:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.09:18:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.09:18:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.09:18:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.09:18:55::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-04-03.09:18:55::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-04-03.09:18:55::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:55::SCWMssOS::"Compiling hdmi_text_controller..."

TRACE::2025-04-03.09:18:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-03.09:18:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-03.09:18:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.09:18:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.09:18:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.09:18:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.09:18:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.09:18:57::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.09:18:57::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.09:18:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.09:18:57::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.09:18:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.09:18:57::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.09:18:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.09:18:57::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.09:18:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.09:18:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.09:18:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.09:18:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-03.09:18:57::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-03.09:18:57::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-03.09:18:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-03.09:18:57::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.09:18:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.09:18:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.09:18:57::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.09:18:58::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-03.09:18:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-03.09:18:58::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-03.09:18:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-04-03.09:18:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-04-03.09:18:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-04-03.09:18:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-04-03.09:18:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-04-03.09:18:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-04-03.09:18:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-04-03.09:18:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-04-03.09:18:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-04-03.09:18:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-04-03.09:18:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-04-03.09:18:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-04-03.09:18:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-04-03.09:18:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-04-03.09:18:58::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-04-03.09:18:58::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-04-03.09:18:58::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-04-03.09:18:58::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-04-03.09:18:58::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-04-03.09:18:58::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-04-03.09:18:58::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-04-03.09:18:58::SCWMssOS::'Finished building libraries'

TRACE::2025-04-03.09:18:59::SCWMssOS::Copying to export directory.
TRACE::2025-04-03.09:18:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.09:18:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.09:18:59::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.09:18:59::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.09:18:59::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.09:18:59::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.09:18:59::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.09:18:59::SCWSystem::dir created 
TRACE::2025-04-03.09:18:59::SCWSystem::Writing the bif 
TRACE::2025-04-03.09:18:59::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.09:18:59::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.09:18:59::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.09:18:59::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.09:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.09:18:59::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:18:59::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:18:59::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:18:59::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:18:59::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:18:59::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:18:59::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.09:18:59::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.09:18:59::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.09:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.09:18:59::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-04-03.09:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.09:18:59::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.09:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.09:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:19::SCWPlatform::Clearing the existing platform
TRACE::2025-04-03.10:01:19::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-03.10:01:19::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:19::SCWSystem::Clearing the domains completed.
TRACE::2025-04-03.10:01:19::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-03.10:01:19::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:19::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:19::SCWPlatform::Removing the HwDB with name C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:19::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWReader::Active system found as  mb_usb_hdmi_top
TRACE::2025-04-03.10:01:20::SCWReader::Handling sysconfig mb_usb_hdmi_top
TRACE::2025-04-03.10:01:20::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:20::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:20::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:20::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:20::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:20::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.10:01:20::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::mss exists loading the mss file  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::Opened the sw design from mss  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::Adding the swdes entry C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.10:01:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-03.10:01:20::SCWMssOS::Opened the sw design.  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.10:01:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.10:01:20::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.10:01:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-03.10:01:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:20::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:20::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:20::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:20::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:20::SCWReader::No isolation master present  
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:23::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:23::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_2
TRACE::2025-04-03.10:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:23::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:23::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::update - Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.10:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:23::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.10:01:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.10:01:23::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.10:01:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.10:01:23::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.10:01:23::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:23::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.10:01:23::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:23::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:23::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:23::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:23::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:23::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-03.10:01:35::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.10:01:35::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.10:01:35::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.10:01:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.10:01:35::SCWSystem::Not a boot domain 
LOG::2025-04-03.10:01:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.10:01:35::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.10:01:35::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.10:01:35::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.10:01:35::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:35::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:35::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:35::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:35::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:35::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:35::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:35::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:35::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:35::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.10:01:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:35::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-04-03.10:01:37::SCWMssOS::doing bsp build ... 
TRACE::2025-04-03.10:01:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-04-03.10:01:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-03.10:01:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.10:01:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.10:01:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.10:01:37::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.10:01:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.10:01:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.10:01:37::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.10:01:37::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.10:01:37::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.10:01:37::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.10:01:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.10:01:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.10:01:38::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.10:01:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.10:01:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.10:01:38::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.10:01:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.10:01:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.10:01:39::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.10:01:39::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-04-03.10:01:39::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-04-03.10:01:39::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:39::SCWMssOS::"Compiling hdmi_text_controller..."

TRACE::2025-04-03.10:01:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-03.10:01:40::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.10:01:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.10:01:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.10:01:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.10:01:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.10:01:40::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.10:01:40::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.10:01:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.10:01:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.10:01:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.10:01:40::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.10:01:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.10:01:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.10:01:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.10:01:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.10:01:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.10:01:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-03.10:01:40::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-03.10:01:40::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-03.10:01:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-03.10:01:40::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.10:01:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.10:01:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.10:01:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.10:01:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-03.10:01:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-03.10:01:41::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-03.10:01:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-04-03.10:01:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-04-03.10:01:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-04-03.10:01:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-04-03.10:01:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-04-03.10:01:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-04-03.10:01:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-04-03.10:01:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-04-03.10:01:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-04-03.10:01:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-04-03.10:01:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-04-03.10:01:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-04-03.10:01:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-04-03.10:01:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-04-03.10:01:41::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-04-03.10:01:41::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-04-03.10:01:41::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-04-03.10:01:41::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-04-03.10:01:41::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-04-03.10:01:41::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-04-03.10:01:41::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-04-03.10:01:42::SCWMssOS::'Finished building libraries'

TRACE::2025-04-03.10:01:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.10:01:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.10:01:42::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.10:01:42::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.10:01:42::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.10:01:42::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.10:01:42::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.10:01:42::SCWSystem::dir created 
TRACE::2025-04-03.10:01:42::SCWSystem::Writing the bif 
TRACE::2025-04-03.10:01:42::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.10:01:42::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.10:01:42::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.10:01:42::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.10:01:42::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:42::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.10:01:42::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:42::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:42::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:42::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:42::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.10:01:42::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.10:01:42::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.10:01:42::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.10:01:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.10:01:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.10:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.10:01:42::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.10:01:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.10:01:42::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2025-04-03.11:23:35::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.11:23:35::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.11:23:35::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.11:23:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.11:23:35::SCWSystem::Not a boot domain 
LOG::2025-04-03.11:23:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.11:23:35::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.11:23:35::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.11:23:35::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.11:23:35::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.11:23:35::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.11:23:35::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.11:23:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-04-03.11:23:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-04-03.11:23:35::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-04-03.11:23:35::SCWMssOS::skipping the bsp build ... 
TRACE::2025-04-03.11:23:35::SCWMssOS::Copying to export directory.
TRACE::2025-04-03.11:23:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.11:23:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.11:23:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.11:23:35::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.11:23:35::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.11:23:35::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.11:23:35::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.11:23:35::SCWSystem::dir created 
TRACE::2025-04-03.11:23:35::SCWSystem::Writing the bif 
TRACE::2025-04-03.11:23:35::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.11:23:35::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.11:23:35::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.11:23:35::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.11:23:35::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.11:23:35::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.11:23:35::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.11:23:35::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.11:23:35::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.11:23:35::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.11:23:35::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.11:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.11:23:35::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.11:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.11:23:35::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.11:23:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.11:23:35::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:12::SCWPlatform::Clearing the existing platform
TRACE::2025-04-03.19:58:12::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-03.19:58:12::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:12::SCWSystem::Clearing the domains completed.
TRACE::2025-04-03.19:58:12::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-03.19:58:12::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:12::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:12::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:12::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:12::SCWPlatform::Removing the HwDB with name C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWReader::Active system found as  mb_usb_hdmi_top
TRACE::2025-04-03.19:58:13::SCWReader::Handling sysconfig mb_usb_hdmi_top
TRACE::2025-04-03.19:58:13::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:13::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.19:58:13::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::mss exists loading the mss file  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::Opened the sw design from mss  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::Adding the swdes entry C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.19:58:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-03.19:58:13::SCWMssOS::Opened the sw design.  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.19:58:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.19:58:13::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.19:58:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-03.19:58:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:13::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:13::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.19:58:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:13::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:58:13::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:13::SCWReader::No isolation master present  
TRACE::2025-04-03.19:58:46::SCWPlatform::Clearing the existing platform
TRACE::2025-04-03.19:58:46::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-03.19:58:46::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWSystem::Clearing the domains completed.
TRACE::2025-04-03.19:58:46::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Removing the HwDB with name C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWReader::Active system found as  mb_usb_hdmi_top
TRACE::2025-04-03.19:58:46::SCWReader::Handling sysconfig mb_usb_hdmi_top
TRACE::2025-04-03.19:58:46::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:46::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.19:58:46::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::mss exists loading the mss file  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::Opened the sw design from mss  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::Adding the swdes entry C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.19:58:46::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-03.19:58:46::SCWMssOS::Opened the sw design.  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.19:58:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.19:58:46::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.19:58:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-03.19:58:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:46::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:46::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:46::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:46::SCWReader::No isolation master present  
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.19:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:49::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::update - Opened existing hwdb mb_usb_hdmi_top_7
TRACE::2025-04-03.19:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:49::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.19:58:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.19:58:49::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.19:58:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.19:58:49::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.19:58:49::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_8
TRACE::2025-04-03.19:58:49::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.19:58:49::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:58:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:58:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:58:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.19:58:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.19:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:58:49::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:58:49::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-04-03.19:59:00::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.19:59:00::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.19:59:00::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.19:59:00::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.19:59:00::SCWSystem::Not a boot domain 
LOG::2025-04-03.19:59:00::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.19:59:00::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.19:59:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.19:59:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.19:59:00::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:00::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:00::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:00::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:59:00::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:59:00::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:00::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:59:00::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:59:00::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:00::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.19:59:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-04-03.19:59:02::SCWMssOS::doing bsp build ... 
TRACE::2025-04-03.19:59:02::SCWMssOS::System Command Ran  C: & cd  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-04-03.19:59:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-03.19:59:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.19:59:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.19:59:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.19:59:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.19:59:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.19:59:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.19:59:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.19:59:03::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.19:59:03::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.19:59:03::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.19:59:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.19:59:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.19:59:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.19:59:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.19:59:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.19:59:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.19:59:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.19:59:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.19:59:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.19:59:05::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-04-03.19:59:05::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-04-03.19:59:05::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:05::SCWMssOS::"Compiling hdmi_text_controller..."

TRACE::2025-04-03.19:59:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-03.19:59:06::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.19:59:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.19:59:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.19:59:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.19:59:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.19:59:06::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.19:59:06::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.19:59:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.19:59:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.19:59:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.19:59:06::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.19:59:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.19:59:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.19:59:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.19:59:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.19:59:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.19:59:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.19:59:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.19:59:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-03.19:59:07::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-03.19:59:07::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.19:59:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-03.19:59:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-03.19:59:07::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.19:59:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.19:59:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.19:59:07::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.19:59:08::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-03.19:59:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-03.19:59:08::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-03.19:59:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-04-03.19:59:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-04-03.19:59:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-04-03.19:59:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-04-03.19:59:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-04-03.19:59:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-04-03.19:59:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-04-03.19:59:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-04-03.19:59:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-04-03.19:59:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-04-03.19:59:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-04-03.19:59:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-04-03.19:59:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-04-03.19:59:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-04-03.19:59:08::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-04-03.19:59:08::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-04-03.19:59:08::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-04-03.19:59:08::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-04-03.19:59:08::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-04-03.19:59:08::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-04-03.19:59:08::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-04-03.19:59:08::SCWMssOS::'Finished building libraries'

TRACE::2025-04-03.19:59:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.19:59:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.19:59:08::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.19:59:08::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.19:59:08::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.19:59:08::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.19:59:08::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.19:59:08::SCWSystem::dir created 
TRACE::2025-04-03.19:59:08::SCWSystem::Writing the bif 
TRACE::2025-04-03.19:59:08::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.19:59:08::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.19:59:08::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.19:59:08::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.19:59:08::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:08::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.19:59:08::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:59:08::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:59:08::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:08::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:59:08::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:59:08::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:08::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.19:59:08::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.19:59:08::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.19:59:08::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.19:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.19:59:08::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:08::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.19:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.19:59:08::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.19:59:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.19:59:08::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWReader::Active system found as  mb_usb_hdmi_top
TRACE::2025-04-03.21:02:11::SCWReader::Handling sysconfig mb_usb_hdmi_top
TRACE::2025-04-03.21:02:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:11::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.21:02:11::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::mss exists loading the mss file  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::Opened the sw design from mss  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::Adding the swdes entry C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.21:02:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-03.21:02:11::SCWMssOS::Opened the sw design.  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.21:02:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.21:02:11::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-03.21:02:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:11::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:11::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:11::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:11::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:11::SCWReader::No isolation master present  
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:14::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:14::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_3
TRACE::2025-04-03.21:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:14::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:14::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::update - Opened existing hwdb mb_usb_hdmi_top_4
TRACE::2025-04-03.21:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:14::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.21:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.21:02:14::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.21:02:14::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.21:02:14::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_5
TRACE::2025-04-03.21:02:14::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.21:02:14::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:14::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:14::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_5
TRACE::2025-04-03.21:02:14::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_5
TRACE::2025-04-03.21:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:14::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:14::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:14::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-03.21:02:49::SCWPlatform::Clearing the existing platform
TRACE::2025-04-03.21:02:49::SCWSystem::Clearing the existing sysconfig
TRACE::2025-04-03.21:02:49::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWSystem::Clearing the domains completed.
TRACE::2025-04-03.21:02:49::SCWPlatform::Clearing the opened hw db.
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Removing the HwDB with name C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWReader::Active system found as  mb_usb_hdmi_top
TRACE::2025-04-03.21:02:49::SCWReader::Handling sysconfig mb_usb_hdmi_top
TRACE::2025-04-03.21:02:49::SCWDomain::checking for install qemu data   : 
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:49::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-04-03.21:02:49::SCWMssOS::No sw design opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::mss exists loading the mss file  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::Opened the sw design from mss  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::Adding the swdes entry C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.21:02:49::SCWMssOS::updating the scw layer about changes
TRACE::2025-04-03.21:02:49::SCWMssOS::Opened the sw design.  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.21:02:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.21:02:49::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-04-03.21:02:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:49::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:49::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:49::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:49::SCWReader::No isolation master present  
TRACE::2025-04-03.21:02:52::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:52::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:52::SCWPlatform:: Platform location is C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.21:02:52::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:53::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:53::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_6
TRACE::2025-04-03.21:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:53::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:53::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/tempdsa/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::update - Opened existing hwdb mb_usb_hdmi_top_7
TRACE::2025-04-03.21:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:53::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-04-03.21:02:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-04-03.21:02:53::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-04-03.21:02:53::SCWMssOS::Removing the swdes entry for  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-04-03.21:02:53::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_8
TRACE::2025-04-03.21:02:53::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.21:02:53::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:02:53::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:02:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:02:53::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.21:02:53::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.21:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:02:53::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:02:53::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:02:53::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-04-03.21:03:05::SCWMssOS::cleaning the bsp 
TRACE::2025-04-03.21:03:05::SCWMssOS::System Command Ran  C: & cd  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-04-03.21:03:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2025-04-03.21:03:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2025-04-03.21:03:06::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s clean 

TRACE::2025-04-03.21:03:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2025-04-03.21:03:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-04-03.21:03:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2025-04-03.21:03:07::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-04-03.21:03:09::SCWPlatform::Started generating the artifacts platform mb_usb_hdmi_top
TRACE::2025-04-03.21:03:09::SCWPlatform::Sanity checking of platform is completed
LOG::2025-04-03.21:03:09::SCWPlatform::Started generating the artifacts for system configuration mb_usb_hdmi_top
LOG::2025-04-03.21:03:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-04-03.21:03:09::SCWSystem::Not a boot domain 
LOG::2025-04-03.21:03:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-04-03.21:03:09::SCWDomain::Generating domain artifcats
TRACE::2025-04-03.21:03:09::SCWMssOS::Generating standalone artifcats
TRACE::2025-04-03.21:03:09::SCWMssOS:: Copying the user libraries. 
TRACE::2025-04-03.21:03:09::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:09::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:09::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:09::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:03:09::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:03:09::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:09::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:03:09::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:03:09::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:09::SCWMssOS::Completed writing the mss file at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-04-03.21:03:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-04-03.21:03:12::SCWMssOS::doing bsp build ... 
TRACE::2025-04-03.21:03:12::SCWMssOS::System Command Ran  C: & cd  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-04-03.21:03:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-04-03.21:03:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.21:03:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.21:03:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.21:03:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.21:03:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.21:03:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.21:03:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.21:03:12::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.21:03:12::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.21:03:12::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.21:03:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.21:03:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.21:03:12::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.21:03:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.21:03:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.21:03:12::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.21:03:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.21:03:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.21:03:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.21:03:14::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-04-03.21:03:14::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-04-03.21:03:14::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:14::SCWMssOS::"Compiling hdmi_text_controller..."

TRACE::2025-04-03.21:03:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-04-03.21:03:15::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.21:03:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.21:03:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-04-03.21:03:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-04-03.21:03:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/hdmi_text_controller_v1_0/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/hdmi_text_controller_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-04-03.21:03:15::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-04-03.21:03:15::SCWMssOS::-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.21:03:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.21:03:15::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-04-03.21:03:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-04-03.21:03:15::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-04-03.21:03:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-04-03.21:03:15::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.21:03:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.21:03:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-04-03.21:03:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-04-03.21:03:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-04-03.21:03:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-04-03.21:03:15::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-04-03.21:03:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-04-03.21:03:15::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-04-03.21:03:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-04-03.21:03:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-04-03.21:03:15::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-04-03.21:03:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-04-03.21:03:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-04-03.21:03:17::SCWMssOS::make --no-print-directory archive

TRACE::2025-04-03.21:03:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-04-03.21:03:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-04-03.21:03:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-04-03.21:03:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-04-03.21:03:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-04-03.21:03:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-04-03.21:03:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-04-03.21:03:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-04-03.21:03:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-04-03.21:03:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-04-03.21:03:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-04-03.21:03:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-04-03.21:03:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-04-03.21:03:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-04-03.21:03:17::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-04-03.21:03:17::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-04-03.21:03:17::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-04-03.21:03:17::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-04-03.21:03:17::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-04-03.21:03:17::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-04-03.21:03:17::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-04-03.21:03:17::SCWMssOS::'Finished building libraries'

TRACE::2025-04-03.21:03:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-04-03.21:03:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-04-03.21:03:17::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-04-03.21:03:17::SCWSystem::Completed Processing the sysconfig mb_usb_hdmi_top
LOG::2025-04-03.21:03:17::SCWPlatform::Completed generating the artifacts for system configuration mb_usb_hdmi_top
TRACE::2025-04-03.21:03:17::SCWPlatform::Started preparing the platform 
TRACE::2025-04-03.21:03:17::SCWSystem::Writing the bif file for system config mb_usb_hdmi_top
TRACE::2025-04-03.21:03:17::SCWSystem::dir created 
TRACE::2025-04-03.21:03:17::SCWSystem::Writing the bif 
TRACE::2025-04-03.21:03:17::SCWPlatform::Started writing the spfm file 
TRACE::2025-04-03.21:03:17::SCWPlatform::Started writing the xpfm file 
TRACE::2025-04-03.21:03:17::SCWPlatform::Completed generating the platform
TRACE::2025-04-03.21:03:17::SCWMssOS::Saving the mss changes C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-04-03.21:03:17::SCWMssOS::Writing the mss file completed C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:17::SCWMssOS::Commit changes completed.
TRACE::2025-04-03.21:03:17::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:03:17::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:03:17::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:17::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:03:17::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:03:17::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:17::SCWWriter::formatted JSON is {
	"platformName":	"mb_usb_hdmi_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_usb_hdmi_top",
	"platHandOff":	"C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/mb_usb_hdmi_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_usb_hdmi_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_usb_hdmi_top",
	"systems":	[{
			"systemName":	"mb_usb_hdmi_top",
			"systemDesc":	"mb_usb_hdmi_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_usb_hdmi_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"5422c1e5be4ae93f4de8c50507402f2a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-04-03.21:03:17::SCWPlatform::updated the xpfm file.
TRACE::2025-04-03.21:03:17::SCWPlatform::Trying to open the hw design at C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA given C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA absoulate path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform::DSA directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw
TRACE::2025-04-03.21:03:17::SCWPlatform:: Platform Path C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/hw/mb_usb_hdmi_top.xsa
TRACE::2025-04-03.21:03:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-04-03.21:03:17::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:17::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_8
TRACE::2025-04-03.21:03:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-04-03.21:03:17::SCWMssOS::Checking the sw design at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-04-03.21:03:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-04-03.21:03:17::SCWMssOS::Sw design exists and opened at  C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/lab7.1_sid/lab7.1_sid.sdk/mb_usb_hdmi_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
