\hypertarget{struct_s_c_b___mem_map}{}\section{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{A\+C\+T\+L\+R}
\item 
\hypertarget{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}\label{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{C\+P\+U\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{I\+C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{V\+T\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{A\+I\+R\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{S\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{C\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}{S\+H\+P\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{S\+H\+P\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{S\+H\+P\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{S\+H\+C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}{C\+F\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}{H\+F\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{D\+F\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}{M\+M\+F\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}{B\+F\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}{A\+F\+S\+R}
\item 
\hypertarget{struct_s_c_b___mem_map_a5c9626f34253e346f67a00a489dfc9b9}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}72\mbox{]}\label{struct_s_c_b___mem_map_a5c9626f34253e346f67a00a489dfc9b9}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa863fcf3f6eca09d9caec27247b017ae}{C\+P\+A\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+C\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+C\+T\+L\+R@{A\+C\+T\+L\+R}}
\index{A\+C\+T\+L\+R@{A\+C\+T\+L\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+C\+T\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+C\+T\+L\+R}\label{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}
Auxiliary Control Register,, offset\+: 0x8 \hypertarget{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+F\+S\+R@{A\+F\+S\+R}}
\index{A\+F\+S\+R@{A\+F\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+F\+S\+R}\label{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}
Auxiliary Fault Status Register, offset\+: 0x\+D3\+C \hypertarget{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+I\+R\+C\+R@{A\+I\+R\+C\+R}}
\index{A\+I\+R\+C\+R@{A\+I\+R\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+I\+R\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+I\+R\+C\+R}\label{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}
Application Interrupt and Reset Control Register, offset\+: 0x\+D0\+C \hypertarget{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!B\+F\+A\+R@{B\+F\+A\+R}}
\index{B\+F\+A\+R@{B\+F\+A\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{B\+F\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+B\+F\+A\+R}\label{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}
Bus\+Fault Address Register, offset\+: 0x\+D38 \hypertarget{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+C\+R@{C\+C\+R}}
\index{C\+C\+R@{C\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+C\+R}\label{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}
Configuration and Control Register, offset\+: 0x\+D14 \hypertarget{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+F\+S\+R@{C\+F\+S\+R}}
\index{C\+F\+S\+R@{C\+F\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+F\+S\+R}\label{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}
Configurable Fault Status Registers, offset\+: 0x\+D28 \hypertarget{struct_s_c_b___mem_map_aa863fcf3f6eca09d9caec27247b017ae}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+A\+C\+R@{C\+P\+A\+C\+R}}
\index{C\+P\+A\+C\+R@{C\+P\+A\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+P\+A\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+P\+A\+C\+R}\label{struct_s_c_b___mem_map_aa863fcf3f6eca09d9caec27247b017ae}
Debug Fault Status Register, offset\+: 0x\+D88 \hypertarget{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+U\+I\+D@{C\+P\+U\+I\+D}}
\index{C\+P\+U\+I\+D@{C\+P\+U\+I\+D}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+P\+U\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+P\+U\+I\+D}\label{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}
C\+P\+U\+I\+D Base Register, offset\+: 0x\+D00 \hypertarget{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!D\+F\+S\+R@{D\+F\+S\+R}}
\index{D\+F\+S\+R@{D\+F\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+D\+F\+S\+R}\label{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}
Debug Fault Status Register, offset\+: 0x\+D30 \hypertarget{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!H\+F\+S\+R@{H\+F\+S\+R}}
\index{H\+F\+S\+R@{H\+F\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{H\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+H\+F\+S\+R}\label{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}
Hard\+Fault Status register, offset\+: 0x\+D2\+C \hypertarget{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!I\+C\+S\+R@{I\+C\+S\+R}}
\index{I\+C\+S\+R@{I\+C\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+I\+C\+S\+R}\label{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}
Interrupt Control and State Register, offset\+: 0x\+D04 \hypertarget{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!M\+M\+F\+A\+R@{M\+M\+F\+A\+R}}
\index{M\+M\+F\+A\+R@{M\+M\+F\+A\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{M\+M\+F\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+M\+M\+F\+A\+R}\label{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}
Mem\+Manage Address Register, offset\+: 0x\+D34 \hypertarget{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+C\+R@{S\+C\+R}}
\index{S\+C\+R@{S\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+C\+R}\label{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}
System Control Register, offset\+: 0x\+D10 \hypertarget{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+C\+S\+R@{S\+H\+C\+S\+R}}
\index{S\+H\+C\+S\+R@{S\+H\+C\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+C\+S\+R}\label{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}
System Handler Control and State Register, offset\+: 0x\+D24 \hypertarget{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R1@{S\+H\+P\+R1}}
\index{S\+H\+P\+R1@{S\+H\+P\+R1}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+P\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R1}\label{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}
System Handler Priority Register 1, offset\+: 0x\+D18 \hypertarget{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R2@{S\+H\+P\+R2}}
\index{S\+H\+P\+R2@{S\+H\+P\+R2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+P\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R2}\label{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}
System Handler Priority Register 2, offset\+: 0x\+D1\+C \hypertarget{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R3@{S\+H\+P\+R3}}
\index{S\+H\+P\+R3@{S\+H\+P\+R3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+P\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R3}\label{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}
System Handler Priority Register 3, offset\+: 0x\+D20 \hypertarget{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!V\+T\+O\+R@{V\+T\+O\+R}}
\index{V\+T\+O\+R@{V\+T\+O\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{V\+T\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+V\+T\+O\+R}\label{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}
Vector Table Offset Register, offset\+: 0x\+D08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
