Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 00:29:45 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_51/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                 1475        0.001        0.000                      0                 1475        2.134        0.000                       0                  1455  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.409}        4.818           207.555         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.022        0.000                      0                 1475        0.001        0.000                      0                 1475        2.134        0.000                       0                  1455  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 genblk1[58].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Destination:            reg_out/reg_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.818ns  (vclock rise@4.818ns - vclock rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 2.246ns (48.837%)  route 2.353ns (51.163%))
  Logic Levels:           19  (CARRY8=10 LUT2=9)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 6.732 - 4.818 ) 
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.582ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.531ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, routed)        1.432     2.378    genblk1[58].reg_in/clk_IBUF_BUFG
    SLICE_X101Y531       FDRE                                         r  genblk1[58].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y531       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.458 r  genblk1[58].reg_in/reg_out_reg[4]/Q
                         net (fo=3, routed)           0.277     2.735    conv/add000087/O59[4]
    SLICE_X101Y531       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     2.771 r  conv/add000087/reg_out[0]_i_235/O
                         net (fo=1, routed)           0.009     2.780    conv/add000087/reg_out[0]_i_235_n_0
    SLICE_X101Y531       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     2.924 r  conv/add000087/reg_out_reg[0]_i_99/O[4]
                         net (fo=2, routed)           0.178     3.102    conv/add000087/reg_out_reg[0]_i_99_n_11
    SLICE_X102Y532       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.224 r  conv/add000087/reg_out[0]_i_227/O
                         net (fo=1, routed)           0.025     3.249    conv/add000087/reg_out[0]_i_227_n_0
    SLICE_X102Y532       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061     3.310 r  conv/add000087/reg_out_reg[0]_i_98/O[3]
                         net (fo=2, routed)           0.245     3.555    conv/add000087/reg_out_reg[0]_i_98_n_12
    SLICE_X100Y529       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.678 r  conv/add000087/reg_out[0]_i_102/O
                         net (fo=1, routed)           0.022     3.700    conv/add000087/reg_out[0]_i_102_n_0
    SLICE_X100Y529       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.859 r  conv/add000087/reg_out_reg[0]_i_35/CO[7]
                         net (fo=1, routed)           0.026     3.885    conv/add000087/reg_out_reg[0]_i_35_n_0
    SLICE_X100Y530       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.961 r  conv/add000087/reg_out_reg[0]_i_213/O[1]
                         net (fo=2, routed)           0.313     4.274    conv/add000087/reg_out_reg[0]_i_213_n_14
    SLICE_X100Y527       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.327 r  conv/add000087/reg_out[0]_i_629/O
                         net (fo=1, routed)           0.013     4.340    conv/add000087/reg_out[0]_i_629_n_0
    SLICE_X100Y527       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     4.474 r  conv/add000087/reg_out_reg[0]_i_378/O[2]
                         net (fo=1, routed)           0.235     4.709    conv/add000087/reg_out_reg[0]_i_378_n_13
    SLICE_X100Y520       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.760 r  conv/add000087/reg_out[0]_i_167/O
                         net (fo=1, routed)           0.025     4.785    conv/add000087/reg_out[0]_i_167_n_0
    SLICE_X100Y520       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.969 r  conv/add000087/reg_out_reg[0]_i_63/O[5]
                         net (fo=2, routed)           0.199     5.168    conv/add000087/reg_out_reg[0]_i_63_n_10
    SLICE_X101Y521       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.315 r  conv/add000087/reg_out[21]_i_42/O
                         net (fo=1, routed)           0.007     5.322    conv/add000087/reg_out[21]_i_42_n_0
    SLICE_X101Y521       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.475 r  conv/add000087/reg_out_reg[21]_i_29/CO[7]
                         net (fo=1, routed)           0.026     5.501    conv/add000087/reg_out_reg[21]_i_29_n_0
    SLICE_X101Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.557 r  conv/add000087/reg_out_reg[21]_i_28/O[0]
                         net (fo=1, routed)           0.180     5.737    conv/add000087/reg_out_reg[21]_i_28_n_15
    SLICE_X103Y522       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.788 r  conv/add000087/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.009     5.797    conv/add000087/reg_out[21]_i_14_n_0
    SLICE_X103Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.997 r  conv/add000087/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, routed)           0.168     6.165    conv/add000087/reg_out_reg[21]_i_3_n_11
    SLICE_X102Y521       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.287 r  conv/add000087/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     6.312    conv/add000087/reg_out[21]_i_5_n_0
    SLICE_X102Y521       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.496 r  conv/add000087/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.133     6.629    reg_out/a[21]
    SLICE_X103Y521       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.739 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.238     6.977    reg_out/reg_out[21]_i_1_n_0
    SLICE_X103Y520       FDRE                                         r  reg_out/reg_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.818     4.818 r  
    AP13                                              0.000     4.818 r  clk (IN)
                         net (fo=0)                   0.000     4.818    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.163 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.163    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.163 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.450    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.474 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, routed)        1.258     6.732    reg_out/clk_IBUF_BUFG
    SLICE_X103Y520       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.377     7.108    
                         clock uncertainty           -0.035     7.073    
    SLICE_X103Y520       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.999    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  0.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 demux/genblk1[120].z_reg[120][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Destination:            genblk1[120].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.060ns (25.316%)  route 0.177ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      1.277ns (routing 0.531ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.582ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, routed)        1.277     1.933    demux/clk_IBUF_BUFG
    SLICE_X106Y528       FDRE                                         r  demux/genblk1[120].z_reg[120][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y528       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.993 r  demux/genblk1[120].z_reg[120][1]/Q
                         net (fo=1, routed)           0.177     2.170    genblk1[120].reg_in/D[1]
    SLICE_X106Y544       FDRE                                         r  genblk1[120].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, routed)        1.502     2.448    genblk1[120].reg_in/clk_IBUF_BUFG
    SLICE_X106Y544       FDRE                                         r  genblk1[120].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.342     2.107    
    SLICE_X106Y544       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.169    genblk1[120].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.409 }
Period(ns):         4.818
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.818       3.528      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.409       2.134      SLICE_X109Y530  genblk1[112].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.409       2.134      SLICE_X102Y518  demux/genblk1[20].z_reg[20][4]/C



