Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 00:27:09 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.677        0.000                      0                 3768        0.093        0.000                      0                 3768        3.000        0.000                       0                  1497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          31.523        0.000                      0                  293        0.109        0.000                      0                  293       19.500        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    2.705        0.000                      0                 2994        0.096        0.000                      0                 2994        4.500        0.000                       0                  1351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out2_clk_wiz_0        0.677        0.000                      0                   33        1.126        0.000                      0                   33  
clk_out2_clk_wiz_0  sys_clk_pin               2.253        0.000                      0                  482        0.093        0.000                      0                  482  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.523ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.138ns (14.264%)  route 6.840ns (85.736%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.555     9.687    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X71Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.507    41.510    sfx_manager/sd/clk_out2
    SLICE_X71Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism             -0.001    41.509    
                         clock uncertainty           -0.095    41.415    
    SLICE_X71Y90         FDRE (Setup_fdre_C_CE)      -0.205    41.210    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 31.523    

Slack (MET) :             31.734ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.138ns (14.584%)  route 6.665ns (85.416%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.380     9.512    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.507    41.510    sfx_manager/sd/clk_out2
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism             -0.001    41.509    
                         clock uncertainty           -0.095    41.415    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.169    41.246    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 31.734    

Slack (MET) :             31.734ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.138ns (14.584%)  route 6.665ns (85.416%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.380     9.512    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.507    41.510    sfx_manager/sd/clk_out2
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism             -0.001    41.509    
                         clock uncertainty           -0.095    41.415    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.169    41.246    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 31.734    

Slack (MET) :             31.734ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.138ns (14.584%)  route 6.665ns (85.416%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.380     9.512    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.507    41.510    sfx_manager/sd/clk_out2
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism             -0.001    41.509    
                         clock uncertainty           -0.095    41.415    
    SLICE_X70Y90         FDRE (Setup_fdre_C_CE)      -0.169    41.246    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 31.734    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 1.138ns (14.847%)  route 6.527ns (85.153%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.242     9.374    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X69Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.504    41.507    sfx_manager/sd/clk_out2
    SLICE_X69Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.412    
    SLICE_X69Y86         FDRE (Setup_fdre_C_CE)      -0.205    41.207    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.138ns (14.895%)  route 6.502ns (85.105%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.217     9.349    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.508    41.511    sfx_manager/sd/clk_out2
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism             -0.001    41.510    
                         clock uncertainty           -0.095    41.416    
    SLICE_X70Y91         FDRE (Setup_fdre_C_CE)      -0.169    41.247    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.138ns (14.895%)  route 6.502ns (85.105%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.217     9.349    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.508    41.511    sfx_manager/sd/clk_out2
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism             -0.001    41.510    
                         clock uncertainty           -0.095    41.416    
    SLICE_X70Y91         FDRE (Setup_fdre_C_CE)      -0.169    41.247    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.138ns (14.895%)  route 6.502ns (85.105%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.217     9.349    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.508    41.511    sfx_manager/sd/clk_out2
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism             -0.001    41.510    
                         clock uncertainty           -0.095    41.416    
    SLICE_X70Y91         FDRE (Setup_fdre_C_CE)      -0.169    41.247    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.138ns (14.895%)  route 6.502ns (85.105%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.217     9.349    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.508    41.511    sfx_manager/sd/clk_out2
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism             -0.001    41.510    
                         clock uncertainty           -0.095    41.416    
    SLICE_X70Y91         FDRE (Setup_fdre_C_CE)      -0.169    41.247    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 1.138ns (14.996%)  route 6.451ns (85.004%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.707     1.709    sfx_manager/sd/clk_out2
    SLICE_X78Y106        FDSE                                         r  sfx_manager/sd/boot_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDSE (Prop_fdse_C_Q)         0.518     2.227 f  sfx_manager/sd/boot_counter_reg[16]/Q
                         net (fo=2, routed)           0.818     3.045    sfx_manager/sd/boot_counter_reg[16]
    SLICE_X79Y104        LUT4 (Prop_lut4_I3_O)        0.124     3.169 f  sfx_manager/sd/byte_counter[8]_i_15/O
                         net (fo=1, routed)           0.667     3.836    sfx_manager/sd/byte_counter[8]_i_15_n_0
    SLICE_X79Y104        LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  sfx_manager/sd/byte_counter[8]_i_12/O
                         net (fo=1, routed)           0.433     4.393    sfx_manager/sd/byte_counter[8]_i_12_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  sfx_manager/sd/byte_counter[8]_i_7/O
                         net (fo=9, routed)           2.196     6.712    sfx_manager/sd/byte_counter[8]_i_7_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.836 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.172     7.008    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.132 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.165     9.298    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.607    41.610    sfx_manager/sd/clk_out2
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/C
                         clock pessimism             -0.001    41.609    
                         clock uncertainty           -0.095    41.515    
    SLICE_X85Y95         FDRE (Setup_fdre_C_CE)      -0.205    41.310    sfx_manager/sd/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.310    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 32.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.594     0.596    sfx_manager/sd/clk_out2
    SLICE_X79Y110        FDRE                                         r  sfx_manager/sd/data_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  sfx_manager/sd/data_sig_reg[4]/Q
                         net (fo=1, routed)           0.056     0.793    sfx_manager/sd/data_sig_reg_n_0_[4]
    SLICE_X78Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.838 r  sfx_manager/sd/data_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.838    sfx_manager/sd/data_sig[5]_i_1_n_0
    SLICE_X78Y110        FDRE                                         r  sfx_manager/sd/data_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.866     0.868    sfx_manager/sd/clk_out2
    SLICE_X78Y110        FDRE                                         r  sfx_manager/sd/data_sig_reg[5]/C
                         clock pessimism             -0.259     0.609    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.120     0.729    sfx_manager/sd/data_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.621%)  route 0.306ns (59.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.605     0.607    sfx_manager/sd/clk_out2
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     0.771 r  sfx_manager/sd/cmd_out_reg[31]/Q
                         net (fo=1, routed)           0.306     1.076    sfx_manager/sd/cmd_out_reg_n_0_[31]
    SLICE_X78Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.121 r  sfx_manager/sd/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     1.121    sfx_manager/sd/cmd_out[32]
    SLICE_X78Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.868     0.870    sfx_manager/sd/clk_out2
    SLICE_X78Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/C
                         clock pessimism              0.000     0.870    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.120     0.990    sfx_manager/sd/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.565     0.567    sfx_manager/sd/clk_out2
    SLICE_X71Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sfx_manager/sd/cmd_out_reg[8]/Q
                         net (fo=1, routed)           0.091     0.799    sfx_manager/sd/cmd_out_reg_n_0_[8]
    SLICE_X70Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  sfx_manager/sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.844    sfx_manager/sd/cmd_out[9]
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism             -0.259     0.580    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.121     0.701    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[51]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[52]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.589     0.591    sfx_manager/sd/clk_out2
    SLICE_X72Y111        FDSE                                         r  sfx_manager/sd/cmd_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDSE (Prop_fdse_C_Q)         0.141     0.732 r  sfx_manager/sd/cmd_out_reg[51]/Q
                         net (fo=1, routed)           0.116     0.848    sfx_manager/sd/cmd_out_reg_n_0_[51]
    SLICE_X73Y111        FDSE                                         r  sfx_manager/sd/cmd_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.860     0.862    sfx_manager/sd/clk_out2
    SLICE_X73Y111        FDSE                                         r  sfx_manager/sd/cmd_out_reg[52]/C
                         clock pessimism             -0.259     0.604    
    SLICE_X73Y111        FDSE (Hold_fdse_C_D)         0.070     0.674    sfx_manager/sd/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.589     0.591    sfx_manager/sd/clk_out2
    SLICE_X72Y110        FDRE                                         r  sfx_manager/sd/cmd_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sfx_manager/sd/cmd_out_reg[45]/Q
                         net (fo=1, routed)           0.118     0.850    sfx_manager/sd/cmd_out_reg_n_0_[45]
    SLICE_X73Y110        FDSE                                         r  sfx_manager/sd/cmd_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.860     0.862    sfx_manager/sd/clk_out2
    SLICE_X73Y110        FDSE                                         r  sfx_manager/sd/cmd_out_reg[46]/C
                         clock pessimism             -0.259     0.604    
    SLICE_X73Y110        FDSE (Hold_fdse_C_D)         0.070     0.674    sfx_manager/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.594     0.596    sfx_manager/sd/clk_out2
    SLICE_X79Y111        FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  sfx_manager/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.108     0.845    sfx_manager/sd/data_sig_reg_n_0_[1]
    SLICE_X79Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.890 r  sfx_manager/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    sfx_manager/sd/data_sig[2]_i_1_n_0
    SLICE_X79Y110        FDRE                                         r  sfx_manager/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.866     0.868    sfx_manager/sd/clk_out2
    SLICE_X79Y110        FDRE                                         r  sfx_manager/sd/data_sig_reg[2]/C
                         clock pessimism             -0.256     0.612    
    SLICE_X79Y110        FDRE (Hold_fdre_C_D)         0.091     0.703    sfx_manager/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.938%)  route 0.123ns (37.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.589     0.591    sfx_manager/sd/clk_out2
    SLICE_X74Y113        FDRE                                         r  sfx_manager/sd/bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y113        FDRE (Prop_fdre_C_Q)         0.164     0.755 r  sfx_manager/sd/bit_counter_reg[6]/Q
                         net (fo=5, routed)           0.123     0.878    sfx_manager/sd/bit_counter_reg_n_0_[6]
    SLICE_X74Y112        LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  sfx_manager/sd/bit_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.923    sfx_manager/sd/bit_counter[7]_i_2_n_0
    SLICE_X74Y112        FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.862     0.863    sfx_manager/sd/clk_out2
    SLICE_X74Y112        FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.120     0.727    sfx_manager/sd/bit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.594     0.596    sfx_manager/sd/clk_out2
    SLICE_X79Y111        FDRE                                         r  sfx_manager/sd/data_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  sfx_manager/sd/data_sig_reg[0]/Q
                         net (fo=1, routed)           0.104     0.841    sfx_manager/sd/data_sig_reg_n_0_[0]
    SLICE_X79Y111        LUT6 (Prop_lut6_I4_O)        0.045     0.886 r  sfx_manager/sd/data_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.886    sfx_manager/sd/data_sig[1]_i_1_n_0
    SLICE_X79Y111        FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.866     0.868    sfx_manager/sd/clk_out2
    SLICE_X79Y111        FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/C
                         clock pessimism             -0.272     0.596    
    SLICE_X79Y111        FDRE (Hold_fdre_C_D)         0.092     0.688    sfx_manager/sd/data_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sfx_manager/sd/return_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.592     0.594    sfx_manager/sd/clk_out2
    SLICE_X74Y107        FDRE                                         r  sfx_manager/sd/return_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDRE (Prop_fdre_C_Q)         0.164     0.758 r  sfx_manager/sd/return_state_reg[4]/Q
                         net (fo=1, routed)           0.141     0.899    sfx_manager/sd/return_state_reg_n_0_[4]
    SLICE_X74Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.944 r  sfx_manager/sd/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.944    sfx_manager/sd/state[4]_i_3_n_0
    SLICE_X74Y108        FDRE                                         r  sfx_manager/sd/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.865     0.867    sfx_manager/sd/clk_out2
    SLICE_X74Y108        FDRE                                         r  sfx_manager/sd/state_reg[4]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X74Y108        FDRE (Hold_fdre_C_D)         0.120     0.730    sfx_manager/sd/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.596     0.598    sfx_manager/sd/clk_out2
    SLICE_X79Y103        FDRE                                         r  sfx_manager/sd/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  sfx_manager/sd/recv_data_reg[3]/Q
                         net (fo=2, routed)           0.172     0.911    sfx_manager/sd/recv_data_reg_n_0_[3]
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.869     0.871    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.059     0.697    sfx_manager/sd/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y107    sfx_manager/sd/return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y107    sfx_manager/sd/return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y109    sfx_manager/sd/return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y109    sfx_manager/sd/return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y107    sfx_manager/sd/return_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y108    sfx_manager/sd/sclk_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y106    sfx_manager/sd/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y106    sfx_manager/sd/state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y95     sfx_manager/sd/cmd_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y96     sfx_manager/sd/cmd_out_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y96     sfx_manager/sd/cmd_out_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y95     sfx_manager/sd/cmd_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y95     sfx_manager/sd/cmd_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y86     sfx_manager/sd/cmd_out_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y95     sfx_manager/sd/cmd_out_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y93     sfx_manager/sd/cmd_out_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y106    sfx_manager/sd/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y106    sfx_manager/sd/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y107    sfx_manager/sd/return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y107    sfx_manager/sd/return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y109    sfx_manager/sd/return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y109    sfx_manager/sd/return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y107    sfx_manager/sd/return_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y108    sfx_manager/sd/sclk_sig_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y106    sfx_manager/sd/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y106    sfx_manager/sd/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y108    sfx_manager/sd/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y108    sfx_manager/sd/state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.077ns (28.471%)  route 5.218ns (71.529%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.191 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.305    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.528 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.528    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X82Y77         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.596    15.019    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y77         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X82Y77         FDRE (Setup_fdre_C_D)        0.062    15.232    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 2.074ns (28.442%)  route 5.218ns (71.558%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.191 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.525    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.062    15.231    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.053ns (28.235%)  route 5.218ns (71.765%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.191 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.504 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.504    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.062    15.231    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.979ns (27.497%)  route 5.218ns (72.503%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.191 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.430 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.430    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_5
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.062    15.231    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 1.963ns (27.335%)  route 5.218ns (72.664%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.191 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.414 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.414    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_7
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.595    15.018    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.062    15.231    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.960ns (27.305%)  route 5.218ns (72.695%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.411 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.411    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_6
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.593    15.016    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.062    15.229    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.934ns (14.158%)  route 5.663ns (85.842%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.711     5.314    sfx_manager/dm/clk_100mhz
    SLICE_X73Y87         FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=39, routed)          2.303     8.073    sfx_manager/dm/p_0_in4_in
    SLICE_X84Y94         LUT2 (Prop_lut2_I1_O)        0.150     8.223 r  sfx_manager/dm/fifo_i_2__1/O
                         net (fo=8, routed)           1.985    10.207    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X80Y72         LUT2 (Prop_lut2_I0_O)        0.328    10.535 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=30, routed)          1.375    11.910    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.634    15.056    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.748    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 1.939ns (27.092%)  route 5.218ns (72.908%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.390    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_4
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.593    15.016    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.062    15.229    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.865ns (26.330%)  route 5.218ns (73.670%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.937 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.457    11.394    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.518 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.518    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.068 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.077    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.316 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.316    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_5
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.593    15.016    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X82Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.062    15.229    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.978ns (15.273%)  route 5.425ns (84.727%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.630     5.233    sfx_manager/clk_100mhz
    SLICE_X51Y89         FDRE                                         r  sfx_manager/sample_trigger_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  sfx_manager/sample_trigger_count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.359    sfx_manager/sfx5/sample_counter_reg[0]_0[7]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.483 r  sfx_manager/sfx5/fifo_i_5/O
                         net (fo=1, routed)           0.403     6.886    sfx_manager/sfx5/fifo_i_5_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  sfx_manager/sfx5/fifo_i_4/O
                         net (fo=2, routed)           0.275     7.285    sfx_manager/sfx5/sample_trigger_count_reg[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  sfx_manager/sfx5/fifo_i_3/O
                         net (fo=54, routed)          3.404    10.813    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X82Y73         LUT4 (Prop_lut4_I1_O)        0.150    10.963 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.673    11.636    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.631    15.053    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.187    15.240    
                         clock uncertainty           -0.035    15.205    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.560    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.037%)  route 0.209ns (44.963%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.565     1.484    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y95         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/Q
                         net (fo=7, routed)           0.209     1.834    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[12]
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]_0[0]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.949 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.949    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X53Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.834     1.999    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X53Y96         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.853    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.913%)  route 0.219ns (46.087%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.565     1.484    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=8, routed)           0.219     1.844    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     1.889    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_1[0]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.959 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.959    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_7
    SLICE_X53Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.834     1.999    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X53Y94         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.853    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/sample_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/sample_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.567     1.486    sfx_manager/sfx4/clk_100mhz
    SLICE_X59Y99         FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  sfx_manager/sfx4/sample_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.748    sfx_manager/sfx4/sample_counter_reg[29]_0[14]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  sfx_manager/sfx4/sample_counter_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    sfx_manager/sfx4/sample_counter_reg[20]_i_1__3_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  sfx_manager/sfx4/sample_counter_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.962    sfx_manager/sfx4/sample_counter_reg[24]_i_1__3_n_7
    SLICE_X59Y100        FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.832     1.997    sfx_manager/sfx4/clk_100mhz
    SLICE_X59Y100        FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    sfx_manager/sfx4/sample_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/sample_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/sample_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.567     1.486    sfx_manager/sfx4/clk_100mhz
    SLICE_X59Y99         FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  sfx_manager/sfx4/sample_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.748    sfx_manager/sfx4/sample_counter_reg[29]_0[14]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  sfx_manager/sfx4/sample_counter_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    sfx_manager/sfx4/sample_counter_reg[20]_i_1__3_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  sfx_manager/sfx4/sample_counter_reg[24]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.973    sfx_manager/sfx4/sample_counter_reg[24]_i_1__3_n_5
    SLICE_X59Y100        FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.832     1.997    sfx_manager/sfx4/clk_100mhz
    SLICE_X59Y100        FDRE                                         r  sfx_manager/sfx4/sample_counter_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    sfx_manager/sfx4/sample_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/data_request_offset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.707%)  route 0.133ns (27.293%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.569     1.488    sfx_manager/sfx4/clk_100mhz
    SLICE_X65Y99         FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  sfx_manager/sfx4/data_request_offset_reg[23]/Q
                         net (fo=4, routed)           0.133     1.762    sfx_manager/sfx4/data_request_offset[4]_11[23]
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  sfx_manager/sfx4/data_request_offset_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.923    sfx_manager/sfx4/data_request_offset_reg[20]_i_1__3_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  sfx_manager/sfx4/data_request_offset_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.977    sfx_manager/sfx4/data_request_offset_reg[24]_i_1__3_n_7
    SLICE_X65Y100        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.835     2.000    sfx_manager/sfx4/clk_100mhz
    SLICE_X65Y100        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[24]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    sfx_manager/sfx4/data_request_offset_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.589     1.508    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X81Y75         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.222     1.871    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.904     2.069    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.568    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.751    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.681%)  route 0.224ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.590     1.509    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X81Y76         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.224     1.874    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.904     2.069    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.568    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.751    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.930%)  route 0.242ns (49.070%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.565     1.484    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y93         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=8, routed)           0.242     1.867    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     1.912    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.977 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/O[1]
                         net (fo=1, routed)           0.000     1.977    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_6
    SLICE_X53Y93         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.834     1.999    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X53Y93         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.853    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.784%)  route 0.242ns (63.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.556     1.475    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X65Y76         FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=8, routed)           0.242     1.859    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X1Y15         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.866     2.031    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y15         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.735    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.836%)  route 0.222ns (61.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.593     1.512    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y70         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=8, routed)           0.222     1.875    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.904     2.069    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.568    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.751    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    db1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    db1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    db1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    db1/count_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y88   sfx_manager/fs/data_request_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y102  sfx_manager/sd_rd_slow_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y102  sfx_manager/sd_rd_strobe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73    db1/new_input_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y100  sfx_manager/fs/start_offset_reg[1][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100  sfx_manager/fs/start_offset_reg[1][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y96   sfx_manager/sfx1/data_request_offset_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y96   sfx_manager/sfx1/data_request_offset_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y96   sfx_manager/sfx1/data_request_offset_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y97   sfx_manager/sfx1/data_request_offset_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y97   sfx_manager/sfx1/data_request_offset_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y97   sfx_manager/sfx1/data_request_offset_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y97   sfx_manager/sfx1/data_request_offset_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98   sfx_manager/sfx1/data_request_offset_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98   sfx_manager/sfx1/data_request_offset_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y93   sfx_manager/sfx1/data_request_offset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.536ns  (logic 2.303ns (41.602%)  route 3.233ns (58.398%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 41.611 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 35.235 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.632    35.235    sfx_manager/fs/clk_100mhz
    SLICE_X70Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    35.753 r  sfx_manager/fs/start_offset_reg[0][1]/Q
                         net (fo=3, routed)           0.903    36.656    sfx_manager/song_start_offset[0]__0[1]
    SLICE_X77Y92         LUT2 (Prop_lut2_I0_O)        0.124    36.780 r  sfx_manager/cmd_out[11]_i_18/O
                         net (fo=1, routed)           0.000    36.780    sfx_manager/fs/S[1]
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.330 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.330    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  sfx_manager/fs/cmd_out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.444    sfx_manager/fs/cmd_out_reg[15]_i_16_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.558 r  sfx_manager/fs/cmd_out_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.558    sfx_manager/fs/cmd_out_reg[22]_i_7_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.672 r  sfx_manager/fs/cmd_out_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.672    sfx_manager/fs/cmd_out_reg[22]_i_3_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.894 r  sfx_manager/fs/cmd_out_reg[28]_i_6/O[0]
                         net (fo=1, routed)           0.793    38.687    sfx_manager/dm/data0[16]
    SLICE_X70Y97         LUT4 (Prop_lut4_I2_O)        0.299    38.986 r  sfx_manager/dm/cmd_out[24]_i_5/O
                         net (fo=1, routed)           0.661    39.647    sfx_manager/dm/cmd_out[24]_i_5_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I5_O)        0.124    39.771 f  sfx_manager/dm/cmd_out[24]_i_2/O
                         net (fo=1, routed)           0.876    40.646    sfx_manager/sd/cmd_out_reg[24]_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    40.770 r  sfx_manager/sd/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    40.770    sfx_manager/sd/cmd_out[24]
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.608    41.611    sfx_manager/sd/clk_out2
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/C
                         clock pessimism              0.000    41.611    
                         clock uncertainty           -0.193    41.418    
    SLICE_X83Y98         FDRE (Setup_fdre_C_D)        0.029    41.447    sfx_manager/sd/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         41.447    
                         arrival time                         -40.770    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.332ns  (logic 2.129ns (39.926%)  route 3.203ns (60.074%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 35.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.729    35.332    sfx_manager/fs/clk_100mhz
    SLICE_X85Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456    35.788 r  sfx_manager/fs/start_offset_reg[3][0]/Q
                         net (fo=3, routed)           0.840    36.628    sfx_manager/song_start_offset[3]__0[0]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.124    36.752 r  sfx_manager/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    36.752    sfx_manager/fs/cmd_out[8]_i_5[0]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.284 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.284    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.398    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.512    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.751 r  sfx_manager/fs/cmd_out_reg[24]_i_6/O[2]
                         net (fo=1, routed)           0.989    38.739    sfx_manager/dm/data3[14]
    SLICE_X71Y96         LUT4 (Prop_lut4_I0_O)        0.302    39.041 r  sfx_manager/dm/cmd_out[22]_i_6/O
                         net (fo=1, routed)           0.403    39.444    sfx_manager/dm/cmd_out[22]_i_6_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I5_O)        0.124    39.568 f  sfx_manager/dm/cmd_out[22]_i_2/O
                         net (fo=1, routed)           0.972    40.540    sfx_manager/sd/cmd_out_reg[22]_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I0_O)        0.124    40.664 r  sfx_manager/sd/cmd_out[22]_i_1/O
                         net (fo=1, routed)           0.000    40.664    sfx_manager/sd/cmd_out[22]
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.607    41.610    sfx_manager/sd/clk_out2
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[22]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X85Y95         FDRE (Setup_fdre_C_D)        0.031    41.448    sfx_manager/sd/cmd_out_reg[22]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -40.664    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.241ns  (logic 2.663ns (50.809%)  route 2.578ns (49.191%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 35.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.729    35.332    sfx_manager/fs/clk_100mhz
    SLICE_X85Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456    35.788 r  sfx_manager/fs/start_offset_reg[3][0]/Q
                         net (fo=3, routed)           0.840    36.628    sfx_manager/song_start_offset[3]__0[0]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.124    36.752 r  sfx_manager/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    36.752    sfx_manager/fs/cmd_out[8]_i_5[0]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.284 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.284    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.398    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.512    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.626    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X81Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.740    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.854 r  sfx_manager/fs/cmd_out_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.854    sfx_manager/fs/cmd_out_reg[30]_i_3_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.968 r  sfx_manager/fs/cmd_out_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.969    sfx_manager/fs/cmd_out_reg[35]_i_4_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.282 r  sfx_manager/fs/cmd_out_reg[36]_i_4/O[3]
                         net (fo=1, routed)           0.744    39.025    sfx_manager/dm/data3[31]
    SLICE_X76Y100        LUT4 (Prop_lut4_I0_O)        0.306    39.331 r  sfx_manager/dm/cmd_out[39]_i_5/O
                         net (fo=1, routed)           0.429    39.760    sfx_manager/dm/cmd_out[39]_i_5_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I4_O)        0.124    39.884 f  sfx_manager/dm/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.565    40.449    sfx_manager/sd/cmd_out_reg[39]_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I0_O)        0.124    40.573 r  sfx_manager/sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000    40.573    sfx_manager/sd/cmd_out[39]
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.583    41.586    sfx_manager/sd/clk_out2
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.193    41.393    
    SLICE_X72Y100        FDRE (Setup_fdre_C_D)        0.031    41.424    sfx_manager/sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                         -40.573    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.222ns  (logic 2.681ns (51.342%)  route 2.541ns (48.658%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 35.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.729    35.332    sfx_manager/fs/clk_100mhz
    SLICE_X85Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456    35.788 r  sfx_manager/fs/start_offset_reg[3][0]/Q
                         net (fo=3, routed)           0.840    36.628    sfx_manager/song_start_offset[3]__0[0]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.124    36.752 r  sfx_manager/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    36.752    sfx_manager/fs/cmd_out[8]_i_5[0]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.284 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.284    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.398    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.512    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.626    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X81Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.740 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.740    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.854 r  sfx_manager/fs/cmd_out_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.854    sfx_manager/fs/cmd_out_reg[30]_i_3_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.968 r  sfx_manager/fs/cmd_out_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.969    sfx_manager/fs/cmd_out_reg[35]_i_4_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.303 r  sfx_manager/fs/cmd_out_reg[36]_i_4/O[1]
                         net (fo=1, routed)           0.707    39.009    sfx_manager/dm/data3[29]
    SLICE_X77Y101        LUT4 (Prop_lut4_I0_O)        0.303    39.312 r  sfx_manager/dm/cmd_out[37]_i_3/O
                         net (fo=1, routed)           0.560    39.873    sfx_manager/dm/cmd_out[37]_i_3_n_0
    SLICE_X73Y100        LUT6 (Prop_lut6_I4_O)        0.124    39.997 f  sfx_manager/dm/cmd_out[37]_i_2/O
                         net (fo=1, routed)           0.433    40.430    sfx_manager/sd/cmd_out_reg[37]_0
    SLICE_X73Y100        LUT6 (Prop_lut6_I0_O)        0.124    40.554 r  sfx_manager/sd/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000    40.554    sfx_manager/sd/cmd_out[37]
    SLICE_X73Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.583    41.586    sfx_manager/sd/clk_out2
    SLICE_X73Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.193    41.393    
    SLICE_X73Y100        FDRE (Setup_fdre_C_D)        0.029    41.422    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                         -40.554    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.232ns  (logic 2.339ns (44.703%)  route 2.893ns (55.297%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 41.611 - 40.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 35.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.729    35.332    sfx_manager/fs/clk_100mhz
    SLICE_X85Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456    35.788 r  sfx_manager/fs/start_offset_reg[3][0]/Q
                         net (fo=3, routed)           0.840    36.628    sfx_manager/song_start_offset[3]__0[0]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.124    36.752 r  sfx_manager/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    36.752    sfx_manager/fs/cmd_out[8]_i_5[0]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.284 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.284    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.398    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.512    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  sfx_manager/fs/cmd_out_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.626    sfx_manager/fs/cmd_out_reg[24]_i_6_n_0
    SLICE_X81Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.960 r  sfx_manager/fs/cmd_out_reg[24]_i_3/O[1]
                         net (fo=1, routed)           0.801    38.760    sfx_manager/dm/data3[17]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.303    39.063 r  sfx_manager/dm/cmd_out[25]_i_5/O
                         net (fo=1, routed)           0.402    39.466    sfx_manager/dm/cmd_out[25]_i_5_n_0
    SLICE_X73Y98         LUT6 (Prop_lut6_I5_O)        0.124    39.590 f  sfx_manager/dm/cmd_out[25]_i_2/O
                         net (fo=1, routed)           0.850    40.440    sfx_manager/sd/cmd_out_reg[25]_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    40.564 r  sfx_manager/sd/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000    40.564    sfx_manager/sd/cmd_out[25]
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.608    41.611    sfx_manager/sd/clk_out2
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/C
                         clock pessimism              0.000    41.611    
                         clock uncertainty           -0.193    41.418    
    SLICE_X83Y98         FDRE (Setup_fdre_C_D)        0.031    41.449    sfx_manager/sd/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                         -40.564    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/data_request_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.325ns  (logic 2.129ns (39.983%)  route 3.196ns (60.017%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 41.611 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 35.235 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.632    35.235    sfx_manager/sfx5/clk_100mhz
    SLICE_X63Y93         FDRE                                         r  sfx_manager/sfx5/data_request_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    35.691 r  sfx_manager/sfx5/data_request_offset_reg[4]/Q
                         net (fo=6, routed)           0.752    36.442    sfx_manager/data_request_offset[5]_12[4]
    SLICE_X68Y93         LUT2 (Prop_lut2_I1_O)        0.124    36.566 r  sfx_manager/cmd_out[13]_i_9/O
                         net (fo=1, routed)           0.000    36.566    sfx_manager/fs/cmd_out[12]_i_4_0[0]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.098 r  sfx_manager/fs/cmd_out_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.098    sfx_manager/fs/cmd_out_reg[13]_i_3_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.212 r  sfx_manager/fs/cmd_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.212    sfx_manager/fs/cmd_out_reg[19]_i_3_n_0
    SLICE_X68Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.326 r  sfx_manager/fs/cmd_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.326    sfx_manager/fs/cmd_out_reg[23]_i_3_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.565 r  sfx_manager/fs/cmd_out_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.873    38.438    sfx_manager/dm/data5[18]
    SLICE_X73Y96         LUT4 (Prop_lut4_I0_O)        0.302    38.740 r  sfx_manager/dm/cmd_out[26]_i_4/O
                         net (fo=1, routed)           1.005    39.745    sfx_manager/dm/cmd_out[26]_i_4_n_0
    SLICE_X84Y94         LUT6 (Prop_lut6_I4_O)        0.124    39.869 f  sfx_manager/dm/cmd_out[26]_i_2/O
                         net (fo=1, routed)           0.566    40.435    sfx_manager/sd/cmd_out_reg[26]_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    40.559 r  sfx_manager/sd/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000    40.559    sfx_manager/sd/cmd_out[26]
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.608    41.611    sfx_manager/sd/clk_out2
    SLICE_X83Y98         FDRE                                         r  sfx_manager/sd/cmd_out_reg[26]/C
                         clock pessimism              0.000    41.611    
                         clock uncertainty           -0.193    41.418    
    SLICE_X83Y98         FDRE (Setup_fdre_C_D)        0.031    41.449    sfx_manager/sd/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                         -40.559    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.080ns  (logic 2.225ns (43.797%)  route 2.855ns (56.203%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 35.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.729    35.332    sfx_manager/fs/clk_100mhz
    SLICE_X85Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456    35.788 r  sfx_manager/fs/start_offset_reg[3][0]/Q
                         net (fo=3, routed)           0.840    36.628    sfx_manager/song_start_offset[3]__0[0]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.124    36.752 r  sfx_manager/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    36.752    sfx_manager/fs/cmd_out[8]_i_5[0]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.284 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.284    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.398    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.512    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.846 r  sfx_manager/fs/cmd_out_reg[24]_i_6/O[1]
                         net (fo=1, routed)           0.916    38.761    sfx_manager/dm/data3[13]
    SLICE_X71Y94         LUT4 (Prop_lut4_I2_O)        0.303    39.064 r  sfx_manager/dm/cmd_out[21]_i_3/O
                         net (fo=1, routed)           0.455    39.519    sfx_manager/dm/cmd_out[21]_i_3_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I4_O)        0.124    39.643 f  sfx_manager/dm/cmd_out[21]_i_2/O
                         net (fo=1, routed)           0.645    40.288    sfx_manager/sd/cmd_out_reg[21]_0
    SLICE_X69Y86         LUT6 (Prop_lut6_I0_O)        0.124    40.412 r  sfx_manager/sd/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000    40.412    sfx_manager/sd/cmd_out[21]
    SLICE_X69Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.504    41.507    sfx_manager/sd/clk_out2
    SLICE_X69Y86         FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.193    41.314    
    SLICE_X69Y86         FDRE (Setup_fdre_C_D)        0.032    41.346    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                         -40.412    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.199ns  (logic 1.979ns (38.067%)  route 3.220ns (61.933%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 41.611 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.730    35.333    sfx_manager/fs/clk_100mhz
    SLICE_X85Y96         FDRE                                         r  sfx_manager/fs/start_offset_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.456    35.789 r  sfx_manager/fs/start_offset_reg[2][16]/Q
                         net (fo=3, routed)           1.212    37.001    sfx_manager/song_start_offset[2]__0[16]
    SLICE_X72Y94         LUT2 (Prop_lut2_I0_O)        0.124    37.125 r  sfx_manager/cmd_out[26]_i_9/O
                         net (fo=1, routed)           0.000    37.125    sfx_manager/fs/cmd_out[24]_i_4_0[0]
    SLICE_X72Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.657 r  sfx_manager/fs/cmd_out_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.657    sfx_manager/fs/cmd_out_reg[26]_i_3_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.970 r  sfx_manager/fs/cmd_out_reg[35]_i_7/O[3]
                         net (fo=1, routed)           1.016    38.985    sfx_manager/dm/data2[23]
    SLICE_X84Y98         LUT4 (Prop_lut4_I2_O)        0.306    39.291 r  sfx_manager/dm/cmd_out[31]_i_6/O
                         net (fo=1, routed)           0.492    39.783    sfx_manager/dm/cmd_out[31]_i_6_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I5_O)        0.124    39.907 f  sfx_manager/dm/cmd_out[31]_i_2/O
                         net (fo=1, routed)           0.500    40.407    sfx_manager/sd/cmd_out_reg[31]_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.124    40.531 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    40.531    sfx_manager/sd/cmd_out[31]
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.608    41.611    sfx_manager/sd/clk_out2
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000    41.611    
                         clock uncertainty           -0.193    41.418    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)        0.079    41.497    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         41.497    
                         arrival time                         -40.531    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.292ns  (logic 2.533ns (47.866%)  route 2.759ns (52.134%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 41.611 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 35.235 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.632    35.235    sfx_manager/fs/clk_100mhz
    SLICE_X70Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    35.753 r  sfx_manager/fs/start_offset_reg[0][1]/Q
                         net (fo=3, routed)           0.903    36.656    sfx_manager/song_start_offset[0]__0[1]
    SLICE_X77Y92         LUT2 (Prop_lut2_I0_O)        0.124    36.780 r  sfx_manager/cmd_out[11]_i_18/O
                         net (fo=1, routed)           0.000    36.780    sfx_manager/fs/S[1]
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.330 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.330    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  sfx_manager/fs/cmd_out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.444    sfx_manager/fs/cmd_out_reg[15]_i_16_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.558 r  sfx_manager/fs/cmd_out_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.558    sfx_manager/fs/cmd_out_reg[22]_i_7_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.672 r  sfx_manager/fs/cmd_out_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.672    sfx_manager/fs/cmd_out_reg[22]_i_3_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.786 r  sfx_manager/fs/cmd_out_reg[28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.786    sfx_manager/fs/cmd_out_reg[28]_i_6_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.120 r  sfx_manager/fs/cmd_out_reg[28]_i_3/O[1]
                         net (fo=1, routed)           0.572    38.691    sfx_manager/dm/data0[21]
    SLICE_X76Y99         LUT4 (Prop_lut4_I0_O)        0.303    38.994 r  sfx_manager/dm/cmd_out[29]_i_4/O
                         net (fo=1, routed)           0.567    39.562    sfx_manager/dm/cmd_out[29]_i_4_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I5_O)        0.124    39.686 f  sfx_manager/dm/cmd_out[29]_i_2/O
                         net (fo=1, routed)           0.717    40.403    sfx_manager/sd/cmd_out_reg[29]_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.124    40.527 r  sfx_manager/sd/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000    40.527    sfx_manager/sd/cmd_out[29]
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.608    41.611    sfx_manager/sd/clk_out2
    SLICE_X84Y99         FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/C
                         clock pessimism              0.000    41.611    
                         clock uncertainty           -0.193    41.418    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)        0.081    41.499    sfx_manager/sd/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                         -40.527    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.197ns  (logic 2.189ns (42.124%)  route 3.008ns (57.876%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 35.235 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.632    35.235    sfx_manager/fs/clk_100mhz
    SLICE_X70Y92         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    35.753 r  sfx_manager/fs/start_offset_reg[0][1]/Q
                         net (fo=3, routed)           0.903    36.656    sfx_manager/song_start_offset[0]__0[1]
    SLICE_X77Y92         LUT2 (Prop_lut2_I0_O)        0.124    36.780 r  sfx_manager/cmd_out[11]_i_18/O
                         net (fo=1, routed)           0.000    36.780    sfx_manager/fs/S[1]
    SLICE_X77Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.330 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.330    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  sfx_manager/fs/cmd_out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.444    sfx_manager/fs/cmd_out_reg[15]_i_16_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.558 r  sfx_manager/fs/cmd_out_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.558    sfx_manager/fs/cmd_out_reg[22]_i_7_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.780 r  sfx_manager/fs/cmd_out_reg[22]_i_3/O[0]
                         net (fo=1, routed)           0.653    38.432    sfx_manager/dm/data0[12]
    SLICE_X71Y95         LUT4 (Prop_lut4_I2_O)        0.299    38.731 r  sfx_manager/dm/cmd_out[20]_i_5/O
                         net (fo=1, routed)           1.109    39.840    sfx_manager/dm/cmd_out[20]_i_5_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I5_O)        0.124    39.964 f  sfx_manager/dm/cmd_out[20]_i_2/O
                         net (fo=1, routed)           0.343    40.307    sfx_manager/sd/cmd_out_reg[20]_0
    SLICE_X85Y95         LUT6 (Prop_lut6_I0_O)        0.124    40.431 r  sfx_manager/sd/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000    40.431    sfx_manager/sd/cmd_out[20]
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.607    41.610    sfx_manager/sd/clk_out2
    SLICE_X85Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X85Y95         FDRE (Setup_fdre_C_D)        0.029    41.446    sfx_manager/sd/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.446    
                         arrival time                         -40.431    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.231ns (31.313%)  route 0.507ns (68.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.592     1.511    sfx_manager/dm/clk_100mhz
    SLICE_X73Y87         FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.369     2.022    sfx_manager/dm/p_0_in2_in
    SLICE_X71Y89         LUT6 (Prop_lut6_I2_O)        0.045     2.067 f  sfx_manager/dm/cmd_out[8]_i_2/O
                         net (fo=1, routed)           0.137     2.204    sfx_manager/sd/cmd_out_reg[8]_0
    SLICE_X71Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.249 r  sfx_manager/sd/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.249    sfx_manager/sd/cmd_out[8]
    SLICE_X71Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X71Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.091     1.123    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.231ns (28.515%)  route 0.579ns (71.485%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.592     1.511    sfx_manager/dm/clk_100mhz
    SLICE_X72Y87         FDRE                                         r  sfx_manager/dm/data_access_granted_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sfx_manager/dm/data_access_granted_reg[4]/Q
                         net (fo=39, routed)          0.463     2.115    sfx_manager/dm/p_0_in6_in
    SLICE_X71Y90         LUT6 (Prop_lut6_I2_O)        0.045     2.160 f  sfx_manager/dm/cmd_out[11]_i_2/O
                         net (fo=1, routed)           0.116     2.276    sfx_manager/sd/cmd_out_reg[11]_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.321 r  sfx_manager/sd/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.321    sfx_manager/sd/cmd_out[11]
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X70Y90         FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.120     1.152    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.440ns (52.736%)  route 0.394ns (47.264%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.598     1.517    sfx_manager/fs/clk_100mhz
    SLICE_X75Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sfx_manager/fs/start_offset_reg[1][25]/Q
                         net (fo=3, routed)           0.079     1.738    sfx_manager/fs/start_offset_reg[1][25]_0[25]
    SLICE_X75Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.884 r  sfx_manager/fs/cmd_out_reg[34]_i_3/O[2]
                         net (fo=1, routed)           0.166     2.050    sfx_manager/dm/data1[26]
    SLICE_X74Y99         LUT6 (Prop_lut6_I1_O)        0.108     2.158 f  sfx_manager/dm/cmd_out[34]_i_2/O
                         net (fo=1, routed)           0.149     2.307    sfx_manager/sd/cmd_out_reg[34]_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.352 r  sfx_manager/sd/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000     2.352    sfx_manager/sd/cmd_out[34]
    SLICE_X74Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.868    sfx_manager/sd/clk_out2
    SLICE_X74Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.193     1.062    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.120     1.182    sfx_manager/sd/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.506ns (62.621%)  route 0.302ns (37.379%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.598     1.517    sfx_manager/fs/clk_100mhz
    SLICE_X75Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sfx_manager/fs/start_offset_reg[1][25]/Q
                         net (fo=3, routed)           0.079     1.738    sfx_manager/fs/start_offset_reg[1][25]_0[25]
    SLICE_X75Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.885 r  sfx_manager/fs/cmd_out_reg[34]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.885    sfx_manager/fs/cmd_out_reg[34]_i_3_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.950 r  sfx_manager/fs/cmd_out_reg[38]_i_3/O[2]
                         net (fo=1, routed)           0.163     2.114    sfx_manager/dm/data1[30]
    SLICE_X72Y100        LUT6 (Prop_lut6_I3_O)        0.108     2.222 f  sfx_manager/dm/cmd_out[38]_i_2/O
                         net (fo=1, routed)           0.059     2.280    sfx_manager/sd/cmd_out_reg[38]_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.325 r  sfx_manager/sd/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     2.325    sfx_manager/sd/cmd_out[38]
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.863     0.865    sfx_manager/sd/clk_out2
    SLICE_X72Y100        FDRE                                         r  sfx_manager/sd/cmd_out_reg[38]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.193     1.059    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.091     1.150    sfx_manager/sd/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.417ns (48.840%)  route 0.437ns (51.160%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.598     1.517    sfx_manager/fs/clk_100mhz
    SLICE_X75Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sfx_manager/fs/start_offset_reg[1][24]/Q
                         net (fo=3, routed)           0.079     1.738    sfx_manager/fs/start_offset_reg[1][25]_0[24]
    SLICE_X75Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.862 r  sfx_manager/fs/cmd_out_reg[34]_i_3/O[1]
                         net (fo=1, routed)           0.214     2.076    sfx_manager/dm/data1[25]
    SLICE_X76Y100        LUT6 (Prop_lut6_I3_O)        0.107     2.183 f  sfx_manager/dm/cmd_out[33]_i_2/O
                         net (fo=1, routed)           0.143     2.326    sfx_manager/sd/cmd_out_reg[33]_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     2.371    sfx_manager/sd/cmd_out[33]
    SLICE_X76Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.868    sfx_manager/sd/clk_out2
    SLICE_X76Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.193     1.062    
    SLICE_X76Y101        FDRE (Hold_fdre_C_D)         0.120     1.182    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.423ns (49.316%)  route 0.435ns (50.684%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.568     1.487    sfx_manager/fs/clk_100mhz
    SLICE_X67Y95         FDRE                                         r  sfx_manager/fs/start_offset_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sfx_manager/fs/start_offset_reg[5][10]/Q
                         net (fo=3, routed)           0.135     1.763    sfx_manager/fs/start_offset_reg[5][25]_0[10]
    SLICE_X68Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.890 r  sfx_manager/fs/cmd_out_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.190     2.080    sfx_manager/dm/data5[11]
    SLICE_X70Y94         LUT6 (Prop_lut6_I1_O)        0.110     2.190 f  sfx_manager/dm/cmd_out[19]_i_2/O
                         net (fo=1, routed)           0.110     2.300    sfx_manager/sd/cmd_out_reg[19]_0
    SLICE_X70Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.345 r  sfx_manager/sd/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.345    sfx_manager/sd/cmd_out[19]
    SLICE_X70Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.838     0.840    sfx_manager/sd/clk_out2
    SLICE_X70Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X70Y95         FDRE (Hold_fdre_C_D)         0.121     1.154    sfx_manager/sd/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/data_request_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.406ns (46.032%)  route 0.476ns (53.968%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.568     1.487    sfx_manager/sfx4/clk_100mhz
    SLICE_X65Y96         FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sfx_manager/sfx4/data_request_offset_reg[8]/Q
                         net (fo=5, routed)           0.153     1.781    sfx_manager/data_request_offset[4]_11[8]
    SLICE_X66Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  sfx_manager/cmd_out[19]_i_14/O
                         net (fo=1, routed)           0.000     1.826    sfx_manager/fs/cmd_out[16]_i_2_0[0]
    SLICE_X66Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  sfx_manager/fs/cmd_out_reg[19]_i_4/O[0]
                         net (fo=1, routed)           0.222     2.118    sfx_manager/dm/data4[8]
    SLICE_X69Y95         LUT6 (Prop_lut6_I1_O)        0.105     2.223 f  sfx_manager/dm/cmd_out[16]_i_2/O
                         net (fo=1, routed)           0.101     2.324    sfx_manager/sd/cmd_out_reg[16]_0
    SLICE_X70Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.369 r  sfx_manager/sd/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000     2.369    sfx_manager/sd/cmd_out[16]
    SLICE_X70Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.838     0.840    sfx_manager/sd/clk_out2
    SLICE_X70Y95         FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X70Y95         FDRE (Hold_fdre_C_D)         0.120     1.153    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.431ns (49.884%)  route 0.433ns (50.116%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.598     1.517    sfx_manager/fs/clk_100mhz
    SLICE_X76Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  sfx_manager/fs/start_offset_reg[0][28]/Q
                         net (fo=2, routed)           0.094     1.776    sfx_manager/fs/song_start_offset[0]__0[28]
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  sfx_manager/fs/cmd_out_reg[36]_i_3/O[0]
                         net (fo=1, routed)           0.288     2.179    sfx_manager/dm/data0[28]
    SLICE_X73Y101        LUT6 (Prop_lut6_I1_O)        0.107     2.286 f  sfx_manager/dm/cmd_out[36]_i_2/O
                         net (fo=1, routed)           0.050     2.336    sfx_manager/sd/cmd_out_reg[36]_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.381 r  sfx_manager/sd/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     2.381    sfx_manager/sd/cmd_out[36]
    SLICE_X73Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.863     0.865    sfx_manager/sd/clk_out2
    SLICE_X73Y101        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.193     1.059    
    SLICE_X73Y101        FDRE (Hold_fdre_C_D)         0.092     1.151    sfx_manager/sd/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.423ns (46.899%)  route 0.479ns (53.101%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.568     1.487    sfx_manager/fs/clk_100mhz
    SLICE_X68Y95         FDRE                                         r  sfx_manager/fs/start_offset_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sfx_manager/fs/start_offset_reg[4][8]/Q
                         net (fo=3, routed)           0.141     1.769    sfx_manager/fs/start_offset_reg[4][25]_0[8]
    SLICE_X66Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.898 r  sfx_manager/fs/cmd_out_reg[19]_i_4/O[1]
                         net (fo=1, routed)           0.226     2.124    sfx_manager/dm/data4[9]
    SLICE_X70Y95         LUT6 (Prop_lut6_I3_O)        0.108     2.232 f  sfx_manager/dm/cmd_out[17]_i_2/O
                         net (fo=1, routed)           0.112     2.344    sfx_manager/sd/cmd_out_reg[17]_0
    SLICE_X70Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.389 r  sfx_manager/sd/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     2.389    sfx_manager/sd/cmd_out[17]
    SLICE_X70Y96         FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.838     0.840    sfx_manager/sd/clk_out2
    SLICE_X70Y96         FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X70Y96         FDRE (Hold_fdre_C_D)         0.120     1.153    sfx_manager/sd/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/data_request_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.406ns (44.540%)  route 0.506ns (55.460%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.568     1.487    sfx_manager/sfx4/clk_100mhz
    SLICE_X65Y95         FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  sfx_manager/sfx4/data_request_offset_reg[7]/Q
                         net (fo=5, routed)           0.161     1.789    sfx_manager/data_request_offset[4]_11[7]
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  sfx_manager/cmd_out[15]_i_11/O
                         net (fo=1, routed)           0.000     1.834    sfx_manager/fs/cmd_out[12]_i_2_0[3]
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.898 r  sfx_manager/fs/cmd_out_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.196     2.094    sfx_manager/dm/data4[7]
    SLICE_X69Y93         LUT6 (Prop_lut6_I3_O)        0.111     2.205 f  sfx_manager/dm/cmd_out[15]_i_2/O
                         net (fo=1, routed)           0.149     2.354    sfx_manager/sd/cmd_out_reg[15]_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.399 r  sfx_manager/sd/cmd_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.399    sfx_manager/sd/cmd_out[15]
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X70Y91         FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X70Y91         FDRE (Hold_fdre_C_D)         0.121     1.153    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 0.518ns (5.146%)  route 9.548ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        3.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          9.548    11.778    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y14         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.539    14.961    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y14         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.961    
                         clock uncertainty           -0.193    14.768    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.031    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.518ns (5.391%)  route 9.090ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          9.090    11.320    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y15         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.542    14.964    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y15         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.193    14.771    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.034    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 0.518ns (5.426%)  route 9.029ns (94.574%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          9.029    11.259    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y16         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.547    14.969    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.969    
                         clock uncertainty           -0.193    14.776    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.039    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 0.518ns (5.390%)  route 9.093ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          9.093    11.323    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.631    15.053    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.053    
                         clock uncertainty           -0.193    14.860    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.123    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.518ns (5.511%)  route 8.882ns (94.489%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          8.882    11.112    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.634    15.056    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y15         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.056    
                         clock uncertainty           -0.193    14.863    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.126    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 0.518ns (5.686%)  route 8.592ns (94.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          8.592    10.822    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.554    14.976    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.976    
                         clock uncertainty           -0.193    14.783    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.046    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.518ns (5.759%)  route 8.477ns (94.241%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          8.477    10.707    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y16         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.631    15.053    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y16         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.053    
                         clock uncertainty           -0.193    14.860    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.123    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          8.466    10.696    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.631    15.053    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.053    
                         clock uncertainty           -0.193    14.860    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.123    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.518ns (5.479%)  route 8.937ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          8.937    11.167    sfx_manager/fs/start_offset_reg[0][31]_0[3]
    SLICE_X71Y89         FDRE                                         r  sfx_manager/fs/duration_samples_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.510    14.933    sfx_manager/fs/clk_100mhz
    SLICE_X71Y89         FDRE                                         r  sfx_manager/fs/duration_samples_reg[2][3]/C
                         clock pessimism              0.000    14.933    
                         clock uncertainty           -0.193    14.739    
    SLICE_X71Y89         FDRE (Setup_fdre_C_D)       -0.081    14.658    sfx_manager/fs/duration_samples_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.518ns (5.808%)  route 8.401ns (94.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.710     1.712    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.518     2.230 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          8.401    10.631    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y17         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.635    15.057    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y17         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.057    
                         clock uncertainty           -0.193    14.864    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.127    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  3.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.418ns (9.996%)  route 3.764ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        3.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.418     2.011 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          3.764     5.774    sfx_manager/fs/start_offset_reg[0][31]_0[6]
    SLICE_X81Y98         FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.725     5.328    sfx_manager/fs/clk_100mhz
    SLICE_X81Y98         FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][30]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.193     5.521    
    SLICE_X81Y98         FDRE (Hold_fdre_C_D)         0.161     5.682    sfx_manager/fs/duration_samples_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.418ns (9.935%)  route 3.789ns (90.065%))
  Logic Levels:           0  
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y103        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          3.789     5.794    sfx_manager/fs/start_offset_reg[0][31]_0[4]
    SLICE_X81Y92         FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.723     5.326    sfx_manager/fs/clk_100mhz
    SLICE_X81Y92         FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][12]/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.193     5.519    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.180     5.699    sfx_manager/fs/duration_samples_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.418ns (9.897%)  route 3.806ns (90.103%))
  Logic Levels:           0  
  Clock Path Skew:        3.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y104        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.806     5.810    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X73Y96         FDRE                                         r  sfx_manager/fs/start_offset_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.715     5.318    sfx_manager/fs/clk_100mhz
    SLICE_X73Y96         FDRE                                         r  sfx_manager/fs/start_offset_reg[2][25]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.192     5.703    sfx_manager/fs/start_offset_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.810    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.418ns (9.768%)  route 3.861ns (90.232%))
  Logic Levels:           0  
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y103        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          3.861     5.866    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X76Y95         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.717     5.320    sfx_manager/fs/clk_100mhz
    SLICE_X76Y95         FDRE                                         r  sfx_manager/fs/start_offset_reg[0][13]/C
                         clock pessimism              0.000     5.320    
                         clock uncertainty            0.193     5.513    
    SLICE_X76Y95         FDRE (Hold_fdre_C_D)         0.243     5.756    sfx_manager/fs/start_offset_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.866    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.418ns (9.695%)  route 3.893ns (90.305%))
  Logic Levels:           0  
  Clock Path Skew:        3.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y104        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          3.893     5.898    sfx_manager/fs/start_offset_reg[0][31]_0[0]
    SLICE_X80Y97         FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.725     5.328    sfx_manager/fs/clk_100mhz
    SLICE_X80Y97         FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][16]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.193     5.521    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.243     5.764    sfx_manager/fs/duration_samples_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.418ns (9.867%)  route 3.818ns (90.133%))
  Logic Levels:           0  
  Clock Path Skew:        3.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y103        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.818     5.823    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X81Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.725     5.328    sfx_manager/fs/clk_100mhz
    SLICE_X81Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][26]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.193     5.521    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.161     5.682    sfx_manager/fs/start_offset_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.823    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.418ns (9.720%)  route 3.882ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y104        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          3.882     5.887    sfx_manager/fs/start_offset_reg[0][31]_0[0]
    SLICE_X78Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.722     5.325    sfx_manager/fs/clk_100mhz
    SLICE_X78Y99         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][24]/C
                         clock pessimism              0.000     5.325    
                         clock uncertainty            0.193     5.518    
    SLICE_X78Y99         FDRE (Hold_fdre_C_D)         0.223     5.741    sfx_manager/fs/start_offset_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -5.741    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.418ns (9.670%)  route 3.905ns (90.330%))
  Logic Levels:           0  
  Clock Path Skew:        3.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y103        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.905     5.909    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X80Y93         FDRE                                         r  sfx_manager/fs/start_offset_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.724     5.327    sfx_manager/fs/clk_100mhz
    SLICE_X80Y93         FDRE                                         r  sfx_manager/fs/start_offset_reg[2][10]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.193     5.520    
    SLICE_X80Y93         FDRE (Hold_fdre_C_D)         0.243     5.763    sfx_manager/fs/start_offset_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.909    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.418ns (9.744%)  route 3.872ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        3.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.590     1.593    sfx_manager/sd/clk_out2
    SLICE_X80Y103        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.418     2.011 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          3.872     5.883    sfx_manager/fs/start_offset_reg[0][31]_0[6]
    SLICE_X86Y98         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.733     5.336    sfx_manager/fs/clk_100mhz
    SLICE_X86Y98         FDRE                                         r  sfx_manager/fs/start_offset_reg[3][22]/C
                         clock pessimism              0.000     5.336    
                         clock uncertainty            0.193     5.529    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.192     5.721    sfx_manager/fs/start_offset_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           5.883    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.418ns (9.744%)  route 3.872ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584     1.587    sfx_manager/sd/clk_out2
    SLICE_X76Y103        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.418     2.005 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.872     5.877    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X81Y92         FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.723     5.326    sfx_manager/fs/clk_100mhz
    SLICE_X81Y92         FDRE                                         r  sfx_manager/fs/duration_samples_reg[3][10]/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.193     5.519    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.192     5.711    sfx_manager/fs/duration_samples_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  0.166    





