

================================================================
== Vitis HLS Report for 'compute_rmsnorm_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Thu Apr 24 21:11:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_rmsnorm
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      297|      297|  2.970 us|  2.970 us|  289|  289|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |      295|      295|         9|          1|          1|   288|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     128|     135|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     227|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     355|     248|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_3_max_dsp_1_U25  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_107_p2                   |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_101_p2             |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  36|          20|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_42                  |   9|          2|    9|         18|
    |out_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_fu_42                           |   9|   0|    9|          0|
    |mul1_i_reg_163                    |  32|   0|   32|          0|
    |mul2_i_reg_173                    |  32|   0|   32|          0|
    |vec_local_1_load_reg_153          |  32|   0|   32|          0|
    |vec_local_2_load_reg_168          |  32|   0|   32|          0|
    |zext_ln35_reg_143                 |   9|   0|   64|         55|
    |zext_ln35_reg_143                 |  64|  32|   64|         55|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 227|  32|  282|        110|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_180_p_din0          |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_180_p_din1          |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_180_p_dout0         |   in|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|grp_fu_180_p_ce            |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_35_4|  return value|
|out_stream_din             |  out|   32|     ap_fifo|                                out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|                                out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|                                out_stream|       pointer|
|out_stream_num_data_valid  |   in|   32|     ap_fifo|                                out_stream|       pointer|
|out_stream_fifo_cap        |   in|   32|     ap_fifo|                                out_stream|       pointer|
|vec_local_1_address0       |  out|    9|   ap_memory|                               vec_local_1|         array|
|vec_local_1_ce0            |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_q0             |   in|   32|   ap_memory|                               vec_local_1|         array|
|norm                       |   in|   32|     ap_none|                                      norm|        scalar|
|vec_local_2_address0       |  out|    9|   ap_memory|                               vec_local_2|         array|
|vec_local_2_ce0            |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_q0             |   in|   32|   ap_memory|                               vec_local_2|         array|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

