****************************
Report : check_design
Design : DW_axi
Version: K-2015.06
****************************

 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Aug  6 11:22:01 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              64
    Cells do not drive (LINT-1)                                    48
    Cells have undriven hier pins (LINT-59)                        16

Nets                                                               26
    Undriven nets (LINT-3)                                         26
--------------------------------------------------------------------------------

Warning: In design 'DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_139' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_158' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_159' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_160' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_161' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_162' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_163' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_164' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_165' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_166' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0', cell 'B_167' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_139' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_158' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_159' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_160' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_161' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_162' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_163' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_164' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_165' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_166' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', cell 'B_167' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_120' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_121' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_122' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_123' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_124' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1', cell 'B_125' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_bcm06_4_0_2', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi_bcm06_4_0_2', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s2[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s2' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s3[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s3' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s4[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s4' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s5[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s5' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s6[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s6' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s7[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s7' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'wcpl_id_shrd[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'wcpl_id_shrd[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'wcpl_id_shrd[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'wcpl_id_shrd[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'wcpl_tx_shrd_sys_m1' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'rcpl_id_shrd[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'rcpl_id_shrd[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'rcpl_id_shrd[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'rcpl_id_shrd[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'rcpl_tx_shrd_sys_m1' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s1[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s1' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_mst_oh_s0[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', net 'issued_wtx_shrd_sys_s0' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s0' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s0' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s2' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s2' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s3' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s3' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s4' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s4' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s5' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s5' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s6' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s6' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_i' of hierarchical cell 'U_DW_axi_sp_s7' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'DW_axi', input pin 'issued_tx_shrd_mst_oh_i[0]' of hierarchical cell 'U_DW_axi_sp_s7' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
