

================================================================
== Vitis HLS Report for 'feedforward'
================================================================
* Date:           Fri Jun 13 14:38:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.191 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3270|     3270|  32.700 us|  32.700 us|  3271|  3271|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'a_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'a_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_loc = alloca i64 1"   --->   Operation 25 'alloca' 'a_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer1_activations = alloca i64 1" [bnn.cpp:83]   --->   Operation 26 'alloca' 'layer1_activations' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer1_activations_2 = alloca i64 1" [bnn.cpp:83]   --->   Operation 27 'alloca' 'layer1_activations_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_activations = alloca i64 1" [bnn.cpp:84]   --->   Operation 28 'alloca' 'layer2_activations' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_activations_4 = alloca i64 1" [bnn.cpp:84]   --->   Operation 29 'alloca' 'layer2_activations_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_activations_5 = alloca i64 1" [bnn.cpp:84]   --->   Operation 30 'alloca' 'layer2_activations_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_activations_6 = alloca i64 1" [bnn.cpp:84]   --->   Operation 31 'alloca' 'layer2_activations_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer3_activations = alloca i64 1" [bnn.cpp:85]   --->   Operation 32 'alloca' 'layer3_activations' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 33 [2/2] (3.75ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_92_1, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, i32 %a_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 3.75> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 34 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_92_1, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, i32 %a_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 5.34>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%a_loc_load = load i32 %a_loc"   --->   Operation 35 'load' 'a_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (5.34ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_1, i32 %layer1_activations_2, i32 %layer1_activations, i32 %a_loc_load"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 5.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 37 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_1, i32 %layer1_activations_2, i32 %layer1_activations, i32 %a_loc_load"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_103_2, i32 %layer1_activations_2, i32 %layer1_activations"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_103_2, i32 %layer1_activations_2, i32 %layer1_activations"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_110_3, i32 %layer1_activations, i32 %layer1_activations_2, i32 %a_1_loc"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 41 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_110_3, i32 %layer1_activations, i32 %layer1_activations_2, i32 %a_1_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.23>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%a_1_loc_load = load i32 %a_1_loc"   --->   Operation 42 'load' 'a_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (4.23ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_11, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations, i32 %a_1_loc_load"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 4.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 5.09>
ST_11 : Operation 44 [1/2] (5.09ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_11, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations, i32 %a_1_loc_load"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_122_4, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_122_4, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_129_5, i32 %layer2_activations, i32 %layer2_activations_4, i32 %layer2_activations_5, i32 %layer2_activations_6, i32 %a_2_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_129_5, i32 %layer2_activations, i32 %layer2_activations_4, i32 %layer2_activations_5, i32 %layer2_activations_6, i32 %a_2_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.13>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%a_2_loc_load = load i32 %a_2_loc"   --->   Operation 49 'load' 'a_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [2/2] (3.13ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_12, i32 %a_2_loc_load, i32 %layer3_activations"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 5.04>
ST_17 : Operation 51 [1/2] (5.04ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_12, i32 %a_2_loc_load, i32 %layer3_activations"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_139_6, i32 %layer3_activations"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_139_6, i32 %layer3_activations"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_148_7, i32 %layer3_activations, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_148_7, i32 %layer3_activations, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [bnn.cpp:66]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_dest_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_dest_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln92 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty_4" [bnn.cpp:92]   --->   Operation 74 'specaxissidechannel' 'specaxissidechannel_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln92 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, void @empty_5" [bnn.cpp:92]   --->   Operation 75 'specaxissidechannel' 'specaxissidechannel_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln158 = ret" [bnn.cpp:158]   --->   Operation 76 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.757ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_92_1' [45]  (3.757 ns)

 <State 3>: 4.907ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_92_1' [45]  (4.907 ns)

 <State 4>: 5.347ns
The critical path consists of the following:
	'load' operation 32 bit ('a_loc_load') on local variable 'a_loc' [46]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_1' [47]  (5.347 ns)

 <State 5>: 4.907ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_1' [47]  (4.907 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 4.907ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_110_3' [49]  (4.907 ns)

 <State 10>: 4.231ns
The critical path consists of the following:
	'load' operation 32 bit ('a_1_loc_load') on local variable 'a_1_loc' [50]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_11' [51]  (4.231 ns)

 <State 11>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_11' [51]  (5.091 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 3.136ns
The critical path consists of the following:
	'load' operation 32 bit ('a_2_loc_load') on local variable 'a_2_loc' [54]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_12' [55]  (3.136 ns)

 <State 17>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'feedforward_Pipeline_VITIS_LOOP_48_12' [55]  (5.046 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
