<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: メンバ一覧</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Interrupts メンバ一覧</h1>これは全メンバの一覧です。<a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a>継承メンバも含んでいます。<table>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#acaf6024ae9dda44bfb1c67e05ad70aef">_params</a></td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a21b9dbd6985d9ae8c9f83cfccafd7d29">apicTimerEvent</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBasicPioDevice.html#acd907d772eed45afbc723fd39de00481">BasicPioDevice</a>(const Params *p, Addr size)</td><td><a class="el" href="classBasicPioDevice.html">BasicPioDevice</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af3c3b79e5ae32617b335938e6717ea0e">BitUnion32</a>(LVTEntry) Bitfield&lt;7</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a>(ThreadContext *tc) const </td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a764a42ffe59f12449457ca2373515884">checkInterruptsRaw</a>() const </td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#ad9584d823bbe23fb3371f48784a2f006">ckptCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#ad24cc9cedf2420163221d12e446590e0">ckptMaxCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#aea546c19c209316cc2c1565550701211">ckptPrevCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">clear</a>(int int_num, int index)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a6ccfdb5e91c1463b861d5cd6cbb23c46">clearRegArrayBit</a>(ApicRegIndex base, uint8_t vector)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a773956693f216cafb7d4cad92ad582e5">clockEdge</a>(Cycles cycles=Cycles(0)) const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a3106e3ad89e9d5ed67751bd9a2ee8c68">ClockedObject</a>(const ClockedObjectParams *p)</td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a78c89cef17196c60470c4f2f76d43d8a">clockPeriod</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#aeba0ff4f3274e6aa0886adc5af90e371">create</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a3f6dfa1d3e7cd47666433b6caa4d34d6">curCycle</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aa6bdaa7818eb499f0dcf848f4ae7d569">deliveryMode</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a720e34da4db679fb3f30b20e55c23605">deschedule</a>(Event &amp;event)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#ab1b8fc2b2605fdc1d88bf07a86e1fe07">deschedule</a>(Event *event)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a6bf479c521c7c3eb473822d953275b26">drain</a>(DrainManager *drainManger)</td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#ab7e0a5035cfc2b76d859c266fa9f23ac">Drainable</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8a5656955cb808502a2ec75b367e2c1e82">Drained</a> Enum 値</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8a929d17847bfad0d4689c9ab8540d5134">Draining</a> Enum 値</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a8f020d3237536fe007fc488c4125c5d8">drainResume</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3dcded9d0e81db3da6da13a1ce23ef0c">EndBitUnion</a>(LVTEntry) class ApicTimerEvent</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a311f2d5c8b94bea825c05571dc4ca2e2">EventManager</a>(EventManager &amp;em)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a4aafa6652fafd95a60dd7e1a75393cd8">EventManager</a>(EventManager *em)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#ada835c7c11d268771405122be1ef29f0">EventManager</a>(EventQueue *eq)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#acfd644007a0f188b7f221e67a6b453aa">eventq</a></td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#ad6e91e91036b003cf3661959078e677f">eventQueue</a>() const </td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a916ffa14869566ee27ff80a156e8dade">extIntVector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a4f441caa815630d644e19ee6bc8fce44">find</a>(const char *name)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a8d15a5b6dddd42176d18d4952a9c8713">findRegArrayMSB</a>(ApicRegIndex base)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a47ad0ff313f0dcb63b8223b1f11d49d8">frequency</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBasicPioDevice.html#a36cf113d5e5e091ebddb32306c098fae">getAddrRanges</a>() const </td><td><a class="el" href="classBasicPioDevice.html">BasicPioDevice</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a5c95358f0e9355bcc3979baf3fb7307f">getDrainState</a>() const </td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a91c9a4205f98f4fe9cef39ae0641002b">getInitialApicId</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ad86b339471781a0d7634d3c41c6a1c87">getIntAddrRange</a>() const </td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a>(ThreadContext *tc)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ac66222ec5b6b7beb5d1189c07778bc8a">getMasterPort</a>(const std::string &amp;if_name, PortID idx=InvalidPortID)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#aca474da5df36cfb4df4bfcdbb4df8bf9">getProbeManager</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ae3b47da5f3237bda2aa53f8ae3399040">getRegArrayBit</a>(ApicRegIndex base, uint8_t vector)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a5b5b45105eb4b64567ecea56e5bc30f2">getSlavePort</a>(const std::string &amp;if_name, PortID idx=InvalidPortID)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a24a3de3c5f8caba5e9aa0d5653a31f63">hasPendingUnmaskable</a>() const </td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#adde09bc135bea2df205ff1ddc88d8fe6">initialApicId</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a3c34ea9b29f410748d4435a667484924">initState</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3e21475b0787502498afda4c6931da0c">initVector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#a860c06bf1cff1018280578ab96cdc37c">IntDevice</a>(MemObject *parent, Tick latency=0)</td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a>(Params *p)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#a874cd4b6512ae9527310c851890114f5">intMasterPort</a></td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ae8b4c7c51db0b74d5e60b6db0ca0016c">intSlavePort</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aded378249f3df42588aede301cf2ae4a">IRRV</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a89802b4867c1ebeb92a413ec679732c9">ISRV</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a0c3e6eb311ceff72035b11f2a5e0f186">loadState</a>(Checkpoint *cp)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#a1909001c0927e6a93d8bebf9d30bc11c">lowerInterruptPin</a>(int number)</td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [inline, private, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ac68c9e75c6befae7812cc44b8426a97e">masked</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a7f243f736712f56d8dd50cd21c77b9d1">memInvalidate</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classMemObject.html#a0390aa3eb5acd29074fac67b8d6472bd">MemObject</a>(const Params *params)</td><td><a class="el" href="classMemObject.html">MemObject</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#aaec8b1741246cef384bc2743ce21cc34">memWriteback</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#adbcff144e5e199d332a1352af1798148">name</a>() const </td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a02882ba301442518e82872ad4574a3f0">nameOut</a>(std::ostream &amp;os)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a740e60580ab34c52937682fd5b21f2b5">nameOut</a>(std::ostream &amp;os, const std::string &amp;_name)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#abbbab15df430cd1edc7f3ef750198a0c">nextCycle</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#acc5de6934d3b5e99ddfa33038bedc24a">nmiVector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">Params</a> typedef</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a>() const </td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#abd62a9c6790d83c7ae435b181c831471">pendingExtInt</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3c53994e08d31f19e9ee2400effd6f5e">pendingInit</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aef75f0fcb528c2f7cafdf0fa0dcccb40">pendingIPIs</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a1ecac2b1b786eb4f69035a6f1b499297">pendingNmi</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aeeb4c03ee1caa86828b12a7085f845c9">pendingSmi</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aa6f1c7032da250f8932f9856dcda20f0">pendingStartup</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a0725ba3c06fc82e5da0f8800ed5eae68">pendingUnmaskableInt</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a333fdd71ed0dd6e53569e894f9367ffb">periodic</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBasicPioDevice.html#afa7a5450c2bc6f73bc056050c9177193">pioAddr</a></td><td><a class="el" href="classBasicPioDevice.html">BasicPioDevice</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBasicPioDevice.html#ac8e969635a78ab9ab123904ccca434cc">pioDelay</a></td><td><a class="el" href="classBasicPioDevice.html">BasicPioDevice</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a0070809b25a5a5f3b3195a0fe94a2121">PioDevice</a>(const Params *p)</td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a13e5e3439c77b7b772e2e11df33fd700">pioPort</a></td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a943f3d8eaf2e9b90571c1f8d4ec74b98">PioPort</a> class</td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td><code> [friend]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBasicPioDevice.html#a390529fe683187c290621e1822e0d5d1">pioSize</a></td><td><a class="el" href="classBasicPioDevice.html">BasicPioDevice</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ae3c9a79ca2272b1906da22919f226af3">polarity</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">post</a>(int int_num, int index)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#a4bafbbd02159d7bdc6eae7f4197db84f">raiseInterruptPin</a>(int number)</td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [inline, private, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a613ec7d5e1ec64f8d21fec78ae8e568e">read</a>(PacketPtr pkt)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a505f3b9c44f3e911ac16a833289d72d6">readReg</a>(ApicRegIndex miscReg)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a3dad3b561a1022eee5fab74df92ce766">recvMessage</a>(PacketPtr pkt)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a96d1a00beed669f9145d55bc3675d99c">recvResponse</a>(PacketPtr pkt)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#aa58a8221691801138d5d9236b8c3e0fb">regProbeListeners</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#aa2dab17a363fd4307274d579796adcf7">regProbePoints</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ae074e6e7f5c02b863d4ffe1040e7e7a0">remoteIRR</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a19885e71b7427a0f49d5b006c1d7fc7f">requestInterrupt</a>(uint8_t vector, uint8_t deliveryMode, bool level)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a83fe8e2d06cd7c6e36743e5beb07298f">reschedule</a>(Event &amp;event, Tick when, bool always=false)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a676294f5f01031f3dfdf956185390db8">reschedule</a>(Event *event, Tick when, bool always=false)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a7c7c8afaf47b89e48578fabd1ce491da">resetClock</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a65880e61108132689a1bd769b9187fb7">resetStats</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8a2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a> Enum 値</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a4ddebbfe9a12b95be6fb993ce892dcd3">schedule</a>(Event &amp;event, Tick when)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a3abda7ed04856f4f98b31ceacdc78562">schedule</a>(Event *event, Tick when)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a5337d2e15eb1015f082089009cc0eab4">Serializable</a>()</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a>(std::ostream &amp;os)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#acee9d39d800677e32cf1856780ff9761">serializeAll</a>(std::ostream &amp;os)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a7567acc85b8d8dbf0d1372dc9e1f7ef8">Serializable::serializeAll</a>(const std::string &amp;cpt_dir)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aa209f4cfe10a4390a73aadcf2d176294">setCPU</a>(BaseCPU *newCPU)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#abc2f41fbb4828612a2637268ab8ce640">setCurTick</a>(Tick newVal)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#ad800905390fe03e850cf996e914038f9">setDrainState</a>(State new_state)</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af0c2ac2127c28e0a1e26b9b005e1bfa1">setReg</a>(ApicRegIndex reg, uint32_t val)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ac346555c2f6639d76b0d3730d0e216e2">setRegArrayBit</a>(ApicRegIndex base, uint8_t vector)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#aa35a02e092cafc6be88b0eb6afe22937">setRegNoEffect</a>(ApicRegIndex reg, uint32_t val)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#a10c7e7cffe2e50c6c515fa1d8f0a4460">signalInterrupt</a>(int line)</td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [inline, private, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a153e2844edadce7c286efc5e3a7da911">SimObject</a>(const Params *_params)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#ac62acbbee5adef17b6e0b960b7fb11c5">smiVector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a46feb43d5deb6cf7bcd3f142d7dc11da">startedUp</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#aecc7d8debf54990ffeaaed5bac7d7d81">startup</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af7c23ab865f682ddda21c75170de1126">startupVector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a5d74787dedbc4e11c1ab15bf487e61f8">State</a> Enum</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a7d1baf1ae14e4e146b6809c41c82bde5">status</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a></td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a91cfeb85669839d1ecafb7e62cf9d57a">ticksToCycles</a>(Tick t) const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a1a8acf21e383afeb477a3d8e88b689de">trigger</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a07d266f0ad36cfec987f7487aa2c54cc">triggerTimerInterrupt</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a26aaa7facb37dfe9ef4c39b082978ef9">unserializeGlobals</a>(Checkpoint *cp)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a2b1ce4e5fff654f673292b09c44780c0">updateClockPeriod</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">updateIntrInfo</a>(ThreadContext *tc)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a9e275b8054220a16ea40b772c0c04d96">updateIRRV</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#af645e39703e6f7ea975409c79fc0f41b">updateISRV</a>()</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a></td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1Interrupts.html#a4cefab464e72b5dd42c003a0a4341802">write</a>(PacketPtr pkt)</td><td><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a2f1ff92cfe792a99c7d65f11bccb3d79">~ClockedObject</a>()</td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#acbac1c0890f30cd7ed12ce72c755a270">~Drainable</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classX86ISA_1_1IntDevice.html#aa3d5db8cb913cc5f6e45e40f0d6b6f72">~IntDevice</a>()</td><td><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a></td><td><code> [inline, private, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classPioDevice.html#a70ec6cbb62f7ecf57b0c662c7618c7e6">~PioDevice</a>()</td><td><a class="el" href="classPioDevice.html">PioDevice</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#af4712193652249f021f08d4de52f7573">~Serializable</a>()</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a8a5c5109a2eb74056734bb8795eca530">~SimObject</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [inline, virtual]</code></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
