/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: regarrays.c 1.33.6.1 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	regarrays.c
 * Purpose:	Registers arrays.
 */

#include <soc/types.h>
#include <soc/mcm/allenum.h>
#include <soc/mcm/intenum.h>
#include <soc/mcm/memregs.h>


/*
 * The array soc_reg_array_list describes additional information for register arrays
 * (registers that can be accessed by index). This information is provided for all chips.
 * Chip register arrays index into this summary.
 */

soc_reg_array_info_t soc_reg_array_list[] = {
#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_BEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_BEC_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_EDS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_EDS_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_ERROR_INITIATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FPS_CONFIGURATION_BERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FPS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_FPS_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_KPCS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_KPCS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_KPCS_TEST_RX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_KPCS_TEST_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_KPCS_TEST_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_LEAKY_BUCKETr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_LFEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_REG_0140r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_REG_01A8r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_REG_01ACr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_TEST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACH_TEST_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATIONr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_BEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_BEC_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_EDS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_EDS_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_ERROR_INITIATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FPS_CONFIGURATION_BERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FPS_CONFIGURATION_RX_SYNCr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FPS_RX_FEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FPS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_FPS_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_KPCS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_KPCS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_KPCS_TEST_RX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_KPCS_TEST_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_KPCS_TEST_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_LEAKY_BUCKETr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_LFEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_REG_0140r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_REG_01A8r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_REG_01ACr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_TEST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMACL_TEST_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_BEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_BEC_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_EDS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_EDS_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_ERROR_INITIATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FPS_CONFIGURATION_BERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FPS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_FPS_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_KPCS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_KPCS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_KPCS_TEST_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_LEAKY_BUCKETr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_LFEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_REG_0140r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_REG_01A8r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_REG_01ACr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_TEST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FMAC_TEST_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_REG_0170r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_SRD_QUAD_CTRLr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_SRD_QUAD_CTRL_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_SRD_QUAD_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_BRDC_FSRD_SRD_QUAD_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_DB_SP_TC_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_DB_SP_TC_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_PD_IF_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_PD_IF_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_PD_SP_TC_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_PD_SP_TC_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_SIZE_256_IF_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_UC_PD_IF_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_UC_PD_IF_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_UC_SIZE_256_IF_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CNT_PROCESSOR_READr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CNT_PROCESSOR_READ_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_CACHE_RD_RESULTSr */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_CNT_OVRF_STSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_CNT_OVRF_STS_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_CNT_SRC_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_COUNTER_STS_1r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_COUNTER_STS_1_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_DIRECT_RD_RESULTr */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_GENERAL_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_GENERAL_CFG_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_LAST_CMD_RCVDr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_LAST_CMD_RCVD_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_MAX_REFRESH_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_OVTH_MEM_STS_SELr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_OVTH_MEM_STS_SEL_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PIPE_COUNTERSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PIPE_COUNTERS_2r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PIPE_COUNTERS_2_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PIPE_COUNTERS_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PREFETCH_TIMERS_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PRE_RD_FIFO_STS_1r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_PRE_RD_FIFO_STS_1_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_SEQUENTIAL_TMR_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_CRPS_CRPS_THRESHOLDS_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FCR_CONNECTIVITY_MAP_REGISTERSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FDR_LINK_FIFO_STATUS_PRIMARYr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FDR_LINK_FIFO_STATUS_SECONDARYr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FDT_LINK_BUNDLE_BITMAPr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_ASYNC_FIFO_CONFIGURATIONr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_BEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_BEC_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_BEC_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_BEC_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_EDS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_EDS_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_EDS_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_EDS_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_ERROR_INITIATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_ERROR_INITIATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_COMMA_BURST_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_GENERAL_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_CONFIGURATION_BERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_CONFIGURATION_BER_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_CONFIGURATION_RX_SYNCr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_RX_FEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_RX_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_FPS_TX_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_RX_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_RX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_RX_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_RX_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_TX_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_LEAKY_BUCKETr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_LEAKY_BUCKET_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_LFEC_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_LFEC_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_0140r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_0140_BCM88750_A0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_01A8r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_01A8_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_01ACr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_REG_01AC_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_TEST_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_TEST_CONFIGURATION_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_TEST_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_FMAC_TEST_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_QUAD_INTERRUPT_REGISTER_TESTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_REG_0170r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_SRD_QUAD_CTRLr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FSRD_SRD_QUAD_CTRL_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_FSRD_SRD_QUAD_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ARRAY_INT_FSRD_SRD_QUAD_STATUS_BCM88750_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IDR_DISCARDED_OCTETS_CNTr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IDR_DISCARDED_PACKETS_CNTr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IDR_RECEIVED_OCTETS_CNTr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IDR_RECEIVED_PACKETS_CNTr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHB_OUT_LIF_RANGEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_IHB_PACKET_HEADER_SIZE_RANGEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHB_PACKET_HEADER_SIZE_RANGE_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_GENERAL_TRAPr */
        /* element_skip */ 5
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_INCOMING_UP_MAPr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_IHP_MPLS_LABEL_RANGE_BASE_LIFr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_MPLS_LABEL_RANGE_BASE_LIF_BCM88660_A0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_MPLS_LABEL_RANGE_HIGHr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_MPLS_LABEL_RANGE_LOWr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_TRAFFIC_CLASS_L_4_RANGEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ARRAY_INT_IHP_VRID_MY_MACr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IHP_VRID_MY_MAC_BCM88660_A0r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IPT_FDT_CTRL_IRDY_CNTr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IRR_FLOW_BASE_QUEUEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IRR_REG_0219r */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_IRR_REG_021Ar */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_BIST_FLOW_FIRST_DESCRIPTORr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_BIST_FLOW__SECOND_DESCRIPTORr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_FC_GEN_SAFC_REFRESH_TIMERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_FC_PFC_MLF_MASKr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_HRF_TX_CONTROLLER_CONFIGr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NIF_PORTS_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NIF_WC_CFGr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_PORT_METER_ADD_CFG_RXr */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_PORT_METER_THRESHOLDS_CFGr */
        /* element_skip */ 3
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_ILKN_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_MAX_OCCUPANCYr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_MAX_OCCUPANCY_1r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_RX_MLF_STATUS_1r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_SYNC_ETH_CFGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_SYNC_ETH_COUNTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_TX_ILKN_RATE_LIMITER_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_TX_ILKN_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_TX_MLF_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_NBI_TX_MLF_STATUSr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_OAMP_RX_TRAP_CODESr */
        /* element_skip */ 2
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_OLP_DSP_ENGINE_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_OLP_DSP_HEADERr */
        /* element_skip */ 8
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_OLP_REG_0109r */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_OLP_REG_010Br */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_ALRC_EXCLUDEr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_CRH_INTERRUPT_MASK_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_CRH_INTERRUPT_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHP_DROPPED_LOW_MULr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHP_INTERRUPT_MASK_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHP_INTERRUPT_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHP_UNREACHABLEMULTICASTINFOr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHS_DROPPED_LOW_MULr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHS_INTERRUPT_MASK_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHS_INTERRUPT_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_DRHS_UNREACHABLEMULTICASTINFOr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ARRAY_INT_RTP_LINK_BUNDLE_BITMAPr */
        /* element_skip */ 4
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_ARRAY_INT_RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r */
        /* element_skip */ 4
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_DVS_WEIGHT_CONFIGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_FORCE_PORT_FC_REGISTERr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_FSF_COMPOSITE_CONFIGURATIONr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_INDIRECT_COMMAND_RD_DATAr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_INDIRECT_COMMAND_WR_DATAr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_SELECT_FLOW_TO_QUEUE_MAPPINGr */
        /* element_skip */ 1
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ARRAY_INT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERSr */
        /* element_skip */ 1
    },
#endif /* chips */

    {0} /* Extra empty entry for compiler */

}; /* soc_reg_array_list array */

