$date
	Sun Oct 12 21:07:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IMEN_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " addr [31:0] $end
$scope module uut $end
$var wire 32 # addr [31:0] $end
$var wire 32 $ instruction [31:0] $end
$upscope $end
$scope task display_fields $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000100001100000100000 $
b0 #
b0 "
b1000100001100000100000 !
$end
#10
b100001000010010000000000001010 !
b100001000010010000000000001010 $
b1 "
b1 #
#20
b10000000001000100001100000100000 !
b10000000001000100001100000100000 $
b10 "
b10 #
#30
b1000000001000100001100000100000 !
b1000000001000100001100000100000 $
b11 "
b11 #
#40
b100000001000100001100000100000 !
b100000001000100001100000100000 $
b100 "
b100 #
#50
b10000001000100001100000100000 !
b10000001000100001100000100000 $
b101 "
b101 #
#60
b1000001000100001100000100000 !
b1000001000100001100000100000 $
b110 "
b110 #
#70
b100001000100001100000100000 !
b100001000100001100000100000 $
b111 "
b111 #
#80
b10001000100001100000100000 !
b10001000100001100000100000 $
b1000 "
b1000 #
#90
b1001100001100000100000 !
b1001100001100000100000 $
b1111 "
b1111 #
#110
