#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Nov 18 21:47:48 2018
# Process ID: 7136
# Current directory: C:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.runs/design_1_axi_gpio_1_0_synth_1
# Command line: vivado.exe -log design_1_axi_gpio_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_1_0.tcl
# Log file: C:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.runs/design_1_axi_gpio_1_0_synth_1/design_1_axi_gpio_1_0.vds
# Journal file: C:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.runs/design_1_axi_gpio_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_gpio_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 359.898 ; gain = 97.914
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (8#1) [c:/Users/Misca/Beuth_Embedded_Design/Master/GITrepo/CES_AMS/KES/Lab1/A3/A1_A2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 403.043 ; gain = 141.059
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 403.043 ; gain = 141.059
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 732.285 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     8|
|4     |LUT4 |     8|
|5     |LUT5 |    16|
|6     |LUT6 |     9|
|7     |FDR  |    20|
|8     |FDRE |    53|
|9     |FDSE |     5|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 732.285 ; gain = 470.301
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 732.285 ; gain = 480.508
