Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Alan\Desktop\SoC CWD\SoC\FIFO_Version\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\Alan\Desktop\SoC CWD\SoC\FIFO_Version\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading FIFO_Version/soc_system.qsys
Progress: Reading input file
Progress: Adding busy_in [altera_avalon_pio 21.1]
Progress: Parameterizing module busy_in
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding dac_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module dac_pio
Progress: Adding fake_OK [altera_avalon_pio 21.1]
Progress: Parameterizing module fake_OK
Progress: Adding fifo_wrfull [altera_avalon_pio 21.1]
Progress: Parameterizing module fifo_wrfull
Progress: Adding fpga_only_master [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module led_pio
Progress: Adding new_word_ready [altera_avalon_pio 21.1]
Progress: Parameterizing module new_word_ready
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding opal_kelly_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module opal_kelly_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_reset [altera_avalon_pio 21.1]
Progress: Parameterizing module system_reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Alan\Desktop\SoC CWD\SoC\FIFO_Version\soc_system.qsys" --synthesis=VERILOG --output-directory="C:\Users\Alan\Desktop\SoC CWD\SoC\FIFO_Version\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading FIFO_Version/soc_system.qsys
Progress: Reading input file
Progress: Adding busy_in [altera_avalon_pio 21.1]
Progress: Parameterizing module busy_in
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding dac_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module dac_pio
Progress: Adding fake_OK [altera_avalon_pio 21.1]
Progress: Parameterizing module fake_OK
Progress: Adding fifo_wrfull [altera_avalon_pio 21.1]
Progress: Parameterizing module fifo_wrfull
Progress: Adding fpga_only_master [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module led_pio
Progress: Adding new_word_ready [altera_avalon_pio 21.1]
Progress: Parameterizing module new_word_ready
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding opal_kelly_pio [altera_avalon_pio 21.1]
Progress: Parameterizing module opal_kelly_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_reset [altera_avalon_pio 21.1]
Progress: Parameterizing module system_reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'
Info: busy_in:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0002_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0002_busy_in_gen//soc_system_busy_in_component_configuration.pl  --do_build_sim=0  ]
Info: busy_in: Done RTL generation for module 'soc_system_busy_in'
Info: busy_in: "soc_system" instantiated altera_avalon_pio "busy_in"
Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'
Info: dac_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0003_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0003_dac_pio_gen//soc_system_dac_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'
Info: dac_pio: "soc_system" instantiated altera_avalon_pio "dac_pio"
Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'
Info: fake_OK:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0004_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0004_fake_OK_gen//soc_system_fake_OK_component_configuration.pl  --do_build_sim=0  ]
Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'
Info: fake_OK: "soc_system" instantiated altera_avalon_pio "fake_OK"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'
Info: opal_kelly_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0009_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9030_5567389197069315215.dir/0009_opal_kelly_pio_gen//soc_system_opal_kelly_pio_component_configuration.pl  --do_build_sim=0  ]
Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'
Info: opal_kelly_pio: "soc_system" instantiated altera_avalon_pio "opal_kelly_pio"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Alan/Desktop/SoC CWD/SoC/FIFO_Version/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9030_3738137631367394268.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2022.02.07.17:11:31 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2022.02.07.17:11:33 Warning: Ignored parameter assignment device=5CSEBA6U23I7
Error: border: 2022.02.07.17:11:33 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2022.02.07.17:11:37 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2022.02.07.17:11:37 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2022.02.07.17:11:39 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2022.02.07.17:11:39 Info: p0: Generating clock pair generator
Error: border: 2022.02.07.17:11:40 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2022.02.07.17:11:44 Info: p0:
Error: border: 2022.02.07.17:11:44 Info: p0: *****************************
Error: border: 2022.02.07.17:11:44 Info: p0:
Error: border: 2022.02.07.17:11:44 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2022.02.07.17:11:44 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2022.02.07.17:11:44 Info: p0:
Error: border: 2022.02.07.17:11:44 Info: p0: *****************************
Error: border: 2022.02.07.17:11:44 Info: p0:
Error: border: 2022.02.07.17:11:44 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2022.02.07.17:11:44 Error: seq: Error during execution of "{C:/intelfpga/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2022.02.07.17:11:44 Error: seq: Execution of command "{C:/intelfpga/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2022.02.07.17:11:44 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: 2022.02.07.17:11:44 Error: seq: Please install WSL and try again.
Error: border: 2022.02.07.17:11:44 Error: seq: child process exited abnormally
Error: border: 2022.02.07.17:11:44 Error: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9030_3738137631367394268.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: while executing
Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: border: ("foreach" body line 4)
Error: border: invoked from within
Error: border: "foreach file_pathname $return_files_sw {
Error: border: 		_dprint 1 "Preparing to add $file_pathname"
Error: border: 		set file_name [file tail $file_pathname]
Error: border: 		add_fileset_file $..."
Error: border: (procedure "generate_sw" line 18)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2022.02.07.17:11:44 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2022.02.07.17:11:44 Error: Generation stopped, 3 or more modules remaining
Error: border: 2022.02.07.17:11:44 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: Generation stopped, 2 or more modules remaining
Info: soc_system: Done "soc_system" with 68 modules, 124 files
Error: qsys-generate failed with exit code 1: 70 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
