Version:9.0.0.15
ACTGENU_CALL:1
BATCH:T
FAM:ProASIC3
OUTFORMAT:Verilog
LPMTYPE:LPM_ADD_SUB
LPM_HINT:FINC
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/final/3_11_2/12_8_dds_pluse_sacq_2/12_8_dds_pluse_sacq_2/12_8_dds_pluse_sacq/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/smartgen\necount_inc
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IS8X8M2
SMARTGEN_PACKAGE:pq208
AGENIII_IS_SUBPROJECT_LIBERO:T
CO_POLARITY:2
WIDTH:12
DEBUG:0
