Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Jan 15 19:11:04 2020
| Host         : SIDNEY-JOSE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DVI_wrapper_timing_summary_routed.rpt -pb DVI_wrapper_timing_summary_routed.pb -rpx DVI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DVI_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: DVI_i/input_block_0/inst/h_sync_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.105        0.000                      0                 1022        0.075        0.000                      0                 1022        0.734        0.000                       0                   476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
DVI_i/CTRL/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DVI_clk_wiz_0_5         {0.000 19.841}       39.683          25.200          
  clk_out2_DVI_clk_wiz_0_5         {0.000 3.968}        7.937           126.000         
  clk_out3_DVI_clk_wiz_0_5         {0.000 1.984}        3.968           252.000         
  clkfbout_DVI_clk_wiz_0_5         {0.000 25.000}       50.000          20.000          
clk_fpga_0                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DVI_i/CTRL/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_DVI_clk_wiz_0_5              25.083        0.000                      0                  288        0.075        0.000                      0                  288       19.341        0.000                       0                   191  
  clk_out2_DVI_clk_wiz_0_5                                                                                                                                                           5.781        0.000                       0                     9  
  clk_out3_DVI_clk_wiz_0_5               0.246        0.000                      0                  701        0.097        0.000                      0                  701        0.734        0.000                       0                   272  
  clkfbout_DVI_clk_wiz_0_5                                                                                                                                                           2.633        0.000                       0                     2  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DVI_clk_wiz_0_5  clk_out3_DVI_clk_wiz_0_5        0.105        0.000                      0                    1        0.420        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out3_DVI_clk_wiz_0_5  clk_out3_DVI_clk_wiz_0_5        1.051        0.000                      0                   32        0.720        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DVI_i/CTRL/clk_wiz_0/inst/clk_in1
  To Clock:  DVI_i/CTRL/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_i/CTRL/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DVI_i/CTRL/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DVI_clk_wiz_0_5
  To Clock:  clk_out1_DVI_clk_wiz_0_5

Setup :            0  Failing Endpoints,  Worst Slack       25.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.083ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/GREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        14.386ns  (logic 3.180ns (22.105%)  route 11.206ns (77.895%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 44.738 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X7Y11          FDRE                                         r  DVI_i/input_block_0/inst/GREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.026 f  DVI_i/input_block_0/inst/GREEN_reg[6]/Q
                         net (fo=1, routed)           2.622     8.648    DVI_i/input_block_0/inst/GREEN[6]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.152     8.800 f  DVI_i/input_block_0/inst/vga_G[6]_INST_0/O
                         net (fo=7, routed)           1.801    10.601    DVI_i/TMDS/TMDS_encoder_V2_1/inst/din[6]
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.326    10.927 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3/O
                         net (fo=1, routed)           0.890    11.817    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2/O
                         net (fo=35, routed)          0.679    12.620    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9/O
                         net (fo=11, routed)          0.844    13.588    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.712 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14/O
                         net (fo=10, routed)          0.763    14.474    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.598 f  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10/O
                         net (fo=7, routed)           0.805    15.404    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I3_O)        0.153    15.557 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.646    16.203    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.836    17.039 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.039    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.373 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.279    18.652    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next00_in[7]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.303    18.955 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[7]_i_3/O
                         net (fo=1, routed)           0.877    19.832    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[7]_i_3_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.956 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    19.956    DVI_i/TMDS/TMDS_encoder_V2_1/inst/p_1_in[7]
    SLICE_X36Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.554    44.738    DVI_i/TMDS/TMDS_encoder_V2_1/inst/clk
    SLICE_X36Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[7]/C
                         clock pessimism              0.390    45.128    
                         clock uncertainty           -0.121    45.008    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)        0.031    45.039    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         45.039    
                         arrival time                         -19.956    
  -------------------------------------------------------------------
                         slack                                 25.083    

Slack (MET) :             25.306ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/GREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 3.294ns (23.177%)  route 10.918ns (76.823%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 44.738 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X7Y11          FDRE                                         r  DVI_i/input_block_0/inst/GREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.026 f  DVI_i/input_block_0/inst/GREEN_reg[6]/Q
                         net (fo=1, routed)           2.622     8.648    DVI_i/input_block_0/inst/GREEN[6]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.152     8.800 f  DVI_i/input_block_0/inst/vga_G[6]_INST_0/O
                         net (fo=7, routed)           1.801    10.601    DVI_i/TMDS/TMDS_encoder_V2_1/inst/din[6]
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.326    10.927 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3/O
                         net (fo=1, routed)           0.890    11.817    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2/O
                         net (fo=35, routed)          0.679    12.620    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9/O
                         net (fo=11, routed)          0.844    13.588    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.712 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14/O
                         net (fo=10, routed)          0.763    14.474    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.598 f  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10/O
                         net (fo=7, routed)           0.805    15.404    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I3_O)        0.153    15.557 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.646    16.203    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.836    17.039 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.039    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.261 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.023    18.284    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next00_in[6]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.325    18.609 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[6]_i_2/O
                         net (fo=1, routed)           0.845    19.454    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[6]_i_2_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I0_O)        0.328    19.782 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    19.782    DVI_i/TMDS/TMDS_encoder_V2_1/inst/p_1_in[6]
    SLICE_X38Y70         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.554    44.738    DVI_i/TMDS/TMDS_encoder_V2_1/inst/clk
    SLICE_X38Y70         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[6]/C
                         clock pessimism              0.390    45.128    
                         clock uncertainty           -0.121    45.008    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.081    45.089    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         45.089    
                         arrival time                         -19.782    
  -------------------------------------------------------------------
                         slack                                 25.306    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/GREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        14.010ns  (logic 3.190ns (22.769%)  route 10.820ns (77.231%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 44.739 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X7Y11          FDRE                                         r  DVI_i/input_block_0/inst/GREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.026 f  DVI_i/input_block_0/inst/GREEN_reg[6]/Q
                         net (fo=1, routed)           2.622     8.648    DVI_i/input_block_0/inst/GREEN[6]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.152     8.800 f  DVI_i/input_block_0/inst/vga_G[6]_INST_0/O
                         net (fo=7, routed)           1.801    10.601    DVI_i/TMDS/TMDS_encoder_V2_1/inst/din[6]
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.326    10.927 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3/O
                         net (fo=1, routed)           0.890    11.817    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2/O
                         net (fo=35, routed)          0.679    12.620    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9/O
                         net (fo=11, routed)          0.844    13.588    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.712 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14/O
                         net (fo=10, routed)          0.763    14.474    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.598 f  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10/O
                         net (fo=7, routed)           0.805    15.404    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I3_O)        0.153    15.557 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.646    16.203    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_4__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.925    17.128 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.978    18.106    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next00_in[5]
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.334    18.440 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[5]_i_2/O
                         net (fo=1, routed)           0.792    19.232    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[5]_i_2_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I0_O)        0.348    19.580 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    19.580    DVI_i/TMDS/TMDS_encoder_V2_1/inst/p_1_in[5]
    SLICE_X36Y68         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.555    44.739    DVI_i/TMDS/TMDS_encoder_V2_1/inst/clk
    SLICE_X36Y68         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[5]/C
                         clock pessimism              0.390    45.129    
                         clock uncertainty           -0.121    45.009    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    45.040    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         45.040    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.614ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 3.478ns (25.246%)  route 10.299ns (74.754%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 44.662 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X6Y11          FDRE                                         r  DVI_i/input_block_0/inst/RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.088 r  DVI_i/input_block_0/inst/RED_reg[4]/Q
                         net (fo=1, routed)           3.010     9.098    DVI_i/input_block_0/inst/RED[4]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.154     9.252 r  DVI_i/input_block_0/inst/vga_R[4]_INST_0/O
                         net (fo=7, routed)           1.390    10.641    DVI_i/TMDS/TMDS_encoder_V2_2/inst/din[4]
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.327    10.968 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.831    11.799    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.923 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2/O
                         net (fo=3, routed)           0.835    12.759    DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.150    12.909 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0/O
                         net (fo=11, routed)          0.874    13.783    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.328    14.111 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4/O
                         net (fo=3, routed)           0.994    15.105    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.146    15.251 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9/O
                         net (fo=1, routed)           0.815    16.067    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841    16.908 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.908    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.127 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry__0/O[0]
                         net (fo=1, routed)           1.080    18.206    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0[6]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.323    18.529 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[6]_i_2/O
                         net (fo=1, routed)           0.469    18.999    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[6]_i_2_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I0_O)        0.348    19.347 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    19.347    DVI_i/TMDS/TMDS_encoder_V2_2/inst/p_1_in[6]
    SLICE_X29Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.478    44.662    DVI_i/TMDS/TMDS_encoder_V2_2/inst/clk
    SLICE_X29Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[6]/C
                         clock pessimism              0.390    45.052    
                         clock uncertainty           -0.121    44.932    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)        0.029    44.961    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         44.961    
                         arrival time                         -19.347    
  -------------------------------------------------------------------
                         slack                                 25.614    

Slack (MET) :             25.668ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/GREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 2.727ns (19.758%)  route 11.075ns (80.242%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 44.741 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X7Y11          FDRE                                         r  DVI_i/input_block_0/inst/GREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.026 f  DVI_i/input_block_0/inst/GREEN_reg[6]/Q
                         net (fo=1, routed)           2.622     8.648    DVI_i/input_block_0/inst/GREEN[6]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.152     8.800 f  DVI_i/input_block_0/inst/vga_G[6]_INST_0/O
                         net (fo=7, routed)           1.801    10.601    DVI_i/TMDS/TMDS_encoder_V2_1/inst/din[6]
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.326    10.927 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3/O
                         net (fo=1, routed)           0.890    11.817    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2/O
                         net (fo=35, routed)          0.679    12.620    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[1]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9/O
                         net (fo=11, routed)          0.844    13.588    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_9_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.712 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14/O
                         net (fo=10, routed)          0.763    14.474    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0__0_carry_i_14_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.598 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10/O
                         net (fo=7, routed)           0.805    15.404    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_10_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I3_O)        0.124    15.528 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.979    16.506    DVI_i/TMDS/TMDS_encoder_V2_1/inst/i__carry_i_3_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.516    17.022 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.865    17.887    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_next01_in[3]
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.828    19.046    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[3]_i_3_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.326    19.372 r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    19.372    DVI_i/TMDS/TMDS_encoder_V2_1/inst/p_1_in[3]
    SLICE_X36Y67         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.557    44.741    DVI_i/TMDS/TMDS_encoder_V2_1/inst/clk
    SLICE_X36Y67         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[3]/C
                         clock pessimism              0.390    45.131    
                         clock uncertainty           -0.121    45.011    
    SLICE_X36Y67         FDRE (Setup_fdre_C_D)        0.029    45.040    DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         45.040    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                 25.668    

Slack (MET) :             25.725ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/BLUE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 3.454ns (25.179%)  route 10.264ns (74.821%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 44.668 - 39.683 ) 
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.680     5.572    DVI_i/input_block_0/inst/P_clk
    SLICE_X7Y8           FDRE                                         r  DVI_i/input_block_0/inst/BLUE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     6.028 r  DVI_i/input_block_0/inst/BLUE_reg[5]/Q
                         net (fo=1, routed)           2.393     8.421    DVI_i/input_block_0/inst/BLUE[5]
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  DVI_i/input_block_0/inst/vga_B[5]_INST_0/O
                         net (fo=6, routed)           1.527    10.072    DVI_i/TMDS/TMDS_encoder_V2_0/inst/din[5]
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.224 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.978    11.202    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[1]_i_6_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.348    11.550 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[1]_i_2/O
                         net (fo=35, routed)          1.027    12.577    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[1]_i_2_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_9/O
                         net (fo=11, routed)          0.460    13.161    DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_9_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.285 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next0__0_carry_i_14/O
                         net (fo=10, routed)          0.520    13.805    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next0__0_carry_i_14_n_0
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.929 f  DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_10/O
                         net (fo=7, routed)           0.838    14.767    DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_10_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I3_O)        0.152    14.919 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.999    15.918    DVI_i/TMDS/TMDS_encoder_V2_0/inst/i__carry_i_4__0_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.837    16.755 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.755    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next0_inferred__0/i__carry_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.089 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.838    17.927    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_next00_in[7]
    SLICE_X28Y64         LUT3 (Prop_lut3_I0_O)        0.331    18.258 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[7]_i_7/O
                         net (fo=1, routed)           0.684    18.942    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[7]_i_7_n_0
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.348    19.290 r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    19.290    DVI_i/TMDS/TMDS_encoder_V2_0/inst/p_1_in[7]
    SLICE_X28Y64         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.484    44.668    DVI_i/TMDS/TMDS_encoder_V2_0/inst/clk
    SLICE_X28Y64         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_reg[7]/C
                         clock pessimism              0.390    45.058    
                         clock uncertainty           -0.121    44.938    
    SLICE_X28Y64         FDRE (Setup_fdre_C_D)        0.077    45.015    DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -19.290    
  -------------------------------------------------------------------
                         slack                                 25.725    

Slack (MET) :             25.900ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.497ns  (logic 3.340ns (24.746%)  route 10.157ns (75.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 44.666 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X6Y11          FDRE                                         r  DVI_i/input_block_0/inst/RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.088 r  DVI_i/input_block_0/inst/RED_reg[4]/Q
                         net (fo=1, routed)           3.010     9.098    DVI_i/input_block_0/inst/RED[4]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.154     9.252 r  DVI_i/input_block_0/inst/vga_R[4]_INST_0/O
                         net (fo=7, routed)           1.390    10.641    DVI_i/TMDS/TMDS_encoder_V2_2/inst/din[4]
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.327    10.968 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.831    11.799    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.923 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2/O
                         net (fo=3, routed)           0.835    12.759    DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.150    12.909 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0/O
                         net (fo=11, routed)          0.874    13.783    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.328    14.111 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4/O
                         net (fo=3, routed)           0.994    15.105    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.146    15.251 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9/O
                         net (fo=1, routed)           0.815    16.067    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.936    17.003 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry/O[3]
                         net (fo=1, routed)           0.806    17.808    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0[5]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.329    18.137 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[5]_i_2/O
                         net (fo=1, routed)           0.602    18.739    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[5]_i_2_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.328    19.067 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    19.067    DVI_i/TMDS/TMDS_encoder_V2_2/inst/p_1_in[5]
    SLICE_X31Y66         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.482    44.666    DVI_i/TMDS/TMDS_encoder_V2_2/inst/clk
    SLICE_X31Y66         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[5]/C
                         clock pessimism              0.390    45.056    
                         clock uncertainty           -0.121    44.936    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    44.967    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         44.967    
                         arrival time                         -19.067    
  -------------------------------------------------------------------
                         slack                                 25.900    

Slack (MET) :             25.947ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 3.341ns (24.763%)  route 10.151ns (75.237%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 44.662 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X6Y11          FDRE                                         r  DVI_i/input_block_0/inst/RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.088 r  DVI_i/input_block_0/inst/RED_reg[4]/Q
                         net (fo=1, routed)           3.010     9.098    DVI_i/input_block_0/inst/RED[4]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.154     9.252 r  DVI_i/input_block_0/inst/vga_R[4]_INST_0/O
                         net (fo=7, routed)           1.390    10.641    DVI_i/TMDS/TMDS_encoder_V2_2/inst/din[4]
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.327    10.968 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.831    11.799    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.923 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2/O
                         net (fo=3, routed)           0.835    12.759    DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.150    12.909 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0/O
                         net (fo=11, routed)          0.874    13.783    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.328    14.111 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4/O
                         net (fo=3, routed)           0.994    15.105    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i___0_carry_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.146    15.251 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9/O
                         net (fo=1, routed)           0.815    16.067    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_9_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841    16.908 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.908    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.231 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry__0/O[1]
                         net (fo=1, routed)           0.949    18.180    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0[7]
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.306    18.486 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[7]_i_3/O
                         net (fo=1, routed)           0.452    18.938    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[7]_i_3_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.062 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    19.062    DVI_i/TMDS/TMDS_encoder_V2_2/inst/p_1_in[7]
    SLICE_X30Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.478    44.662    DVI_i/TMDS/TMDS_encoder_V2_2/inst/clk
    SLICE_X30Y69         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[7]/C
                         clock pessimism              0.390    45.052    
                         clock uncertainty           -0.121    44.932    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.077    45.009    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 25.947    

Slack (MET) :             25.973ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 3.222ns (24.007%)  route 10.199ns (75.993%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 44.666 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X6Y11          FDRE                                         r  DVI_i/input_block_0/inst/RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.088 r  DVI_i/input_block_0/inst/RED_reg[4]/Q
                         net (fo=1, routed)           3.010     9.098    DVI_i/input_block_0/inst/RED[4]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.154     9.252 r  DVI_i/input_block_0/inst/vga_R[4]_INST_0/O
                         net (fo=7, routed)           1.390    10.641    DVI_i/TMDS/TMDS_encoder_V2_2/inst/din[4]
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.327    10.968 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.831    11.799    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.923 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2/O
                         net (fo=3, routed)           0.835    12.759    DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.150    12.909 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0/O
                         net (fo=11, routed)          0.874    13.783    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I1_O)        0.356    14.139 f  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_1__0/O
                         net (fo=4, routed)           0.979    15.118    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_1__0_n_0
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.332    15.450 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_1/O
                         net (fo=2, routed)           0.681    16.131    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    16.729 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0_inferred__2/i___0_carry/O[1]
                         net (fo=1, routed)           0.662    17.391    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next02_in[3]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.332    17.723 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.937    18.660    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[3]_i_3_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I2_O)        0.331    18.991 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    18.991    DVI_i/TMDS/TMDS_encoder_V2_2/inst/p_1_in[3]
    SLICE_X33Y67         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.482    44.666    DVI_i/TMDS/TMDS_encoder_V2_2/inst/clk
    SLICE_X33Y67         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[3]/C
                         clock pessimism              0.390    45.056    
                         clock uncertainty           -0.121    44.936    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029    44.965    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 25.973    

Slack (MET) :             26.046ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_DVI_clk_wiz_0_5 rise@39.683ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        13.349ns  (logic 3.304ns (24.751%)  route 10.045ns (75.249%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 44.666 - 39.683 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.678     5.570    DVI_i/input_block_0/inst/P_clk
    SLICE_X6Y11          FDRE                                         r  DVI_i/input_block_0/inst/RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.088 r  DVI_i/input_block_0/inst/RED_reg[4]/Q
                         net (fo=1, routed)           3.010     9.098    DVI_i/input_block_0/inst/RED[4]
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.154     9.252 r  DVI_i/input_block_0/inst/vga_R[4]_INST_0/O
                         net (fo=7, routed)           1.390    10.641    DVI_i/TMDS/TMDS_encoder_V2_2/inst/din[4]
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.327    10.968 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6/O
                         net (fo=2, routed)           0.831    11.799    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[1]_i_6_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.923 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2/O
                         net (fo=3, routed)           0.835    12.759    DVI_i/TMDS/TMDS_encoder_V2_2/inst/q_out[7]_i_2_n_0
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.150    12.909 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0/O
                         net (fo=11, routed)          0.671    13.580    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_9__0_n_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I0_O)        0.328    13.908 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_15/O
                         net (fo=11, routed)          1.028    14.936    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0__0_carry_i_15_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.152    15.088 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.801    15.889    DVI_i/TMDS/TMDS_encoder_V2_2/inst/i__carry_i_4__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.889    16.778 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.810    17.588    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_next00_in[4]
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.330    17.918 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[4]_i_4/O
                         net (fo=1, routed)           0.669    18.587    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[4]_i_4_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.332    18.919 r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    18.919    DVI_i/TMDS/TMDS_encoder_V2_2/inst/p_1_in[4]
    SLICE_X31Y66         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    39.683 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509    41.192    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.275 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    42.869    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    42.960 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.133    43.093    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.184 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.482    44.666    DVI_i/TMDS/TMDS_encoder_V2_2/inst/clk
    SLICE_X31Y66         FDRE                                         r  DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[4]/C
                         clock pessimism              0.390    45.056    
                         clock uncertainty           -0.121    44.936    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.029    44.965    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -18.919    
  -------------------------------------------------------------------
                         slack                                 26.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/V_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/input_block_0/inst/frame_reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X21Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  DVI_i/input_block_0/inst/V_count_reg[0]/Q
                         net (fo=9, routed)           0.243     2.124    DVI_i/input_block_0/inst/V_count_reg[0]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  DVI_i/input_block_0/inst/frame_reset_reg_i_1/O
                         net (fo=1, routed)           0.000     2.169    DVI_i/input_block_0/inst/p_0_in
    SLICE_X23Y46         FDRE                                         r  DVI_i/input_block_0/inst/frame_reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.828     2.333    DVI_i/input_block_0/inst/P_clk
    SLICE_X23Y46         FDRE                                         r  DVI_i/input_block_0/inst/frame_reset_reg_reg/C
                         clock pessimism             -0.331     2.003    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     2.095    DVI_i/input_block_0/inst/frame_reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.374%)  route 0.182ns (52.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.565     1.744    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/R_CLK
    SLICE_X6Y8           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.908 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/Q
                         net (fo=4, routed)           0.182     2.090    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y3          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.876     2.381    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.578     1.804    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.987    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.374%)  route 0.182ns (52.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.565     1.744    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/R_CLK
    SLICE_X6Y8           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.908 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[1]/Q
                         net (fo=4, routed)           0.182     2.090    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.875     2.380    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.578     1.803    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.986    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/V_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/input_block_0/inst/V_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.746%)  route 0.248ns (52.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X21Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.128     1.868 r  DVI_i/input_block_0/inst/V_count_reg[1]/Q
                         net (fo=9, routed)           0.248     2.117    DVI_i/input_block_0/inst/V_count_reg[1]
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.099     2.216 r  DVI_i/input_block_0/inst/V_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.216    DVI_i/input_block_0/inst/V_count[4]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.829     2.334    DVI_i/input_block_0/inst/P_clk
    SLICE_X22Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[4]/C
                         clock pessimism             -0.331     2.003    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092     2.095    DVI_i/input_block_0/inst/V_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.072%)  route 0.226ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.564     1.743    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/R_CLK
    SLICE_X6Y10          FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.907 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[8]/Q
                         net (fo=4, routed)           0.226     2.133    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y4          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.874     2.379    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.578     1.802    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.985    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.332%)  route 0.233ns (58.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.565     1.744    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/R_CLK
    SLICE_X6Y8           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.908 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[3]/Q
                         net (fo=4, routed)           0.233     2.141    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.875     2.380    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.578     1.803    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.986    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/V_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/input_block_0/inst/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X22Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.881 f  DVI_i/input_block_0/inst/V_count_reg[4]/Q
                         net (fo=6, routed)           0.088     1.969    DVI_i/input_block_0/inst/V_count_reg[4]
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.014 r  DVI_i/input_block_0/inst/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.014    DVI_i/input_block_0/inst/v_sync_reg0
    SLICE_X23Y48         FDRE                                         r  DVI_i/input_block_0/inst/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.829     2.334    DVI_i/input_block_0/inst/P_clk
    SLICE_X23Y48         FDRE                                         r  DVI_i/input_block_0/inst/v_sync_reg_reg/C
                         clock pessimism             -0.581     1.753    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.091     1.844    DVI_i/input_block_0/inst/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.565     1.744    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X7Y8           FDRE                                         r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.885 r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122     2.007    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X7Y8           FDRE                                         r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.833     2.338    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X7Y8           FDRE                                         r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.594     1.744    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.075     1.819    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/V_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/input_block_0/inst/V_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.678%)  route 0.330ns (59.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X22Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128     1.868 r  DVI_i/input_block_0/inst/V_count_reg[3]/Q
                         net (fo=7, routed)           0.330     2.198    DVI_i/input_block_0/inst/V_count_reg[3]
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.098     2.296 r  DVI_i/input_block_0/inst/V_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.296    DVI_i/input_block_0/inst/p_0_in__0[5]
    SLICE_X21Y47         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.831     2.336    DVI_i/input_block_0/inst/P_clk
    SLICE_X21Y47         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[5]/C
                         clock pessimism             -0.331     2.005    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.092     2.097    DVI_i/input_block_0/inst/V_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/V_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/input_block_0/inst/DE_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.850%)  route 0.334ns (59.150%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X21Y48         FDRE                                         r  DVI_i/input_block_0/inst/V_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.881 f  DVI_i/input_block_0/inst/V_count_reg[6]/Q
                         net (fo=6, routed)           0.147     2.028    DVI_i/input_block_0/inst/V_count_reg[6]
    SLICE_X21Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.073 r  DVI_i/input_block_0/inst/v_sync_reg_i_3/O
                         net (fo=4, routed)           0.188     2.261    DVI_i/input_block_0/inst/v_sync_reg_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.306 r  DVI_i/input_block_0/inst/DE_reg_i_1/O
                         net (fo=1, routed)           0.000     2.306    DVI_i/input_block_0/inst/DE_reg0
    SLICE_X23Y46         FDRE                                         r  DVI_i/input_block_0/inst/DE_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     1.476    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.505 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.828     2.333    DVI_i/input_block_0/inst/P_clk
    SLICE_X23Y46         FDRE                                         r  DVI_i/input_block_0/inst/DE_reg_reg/C
                         clock pessimism             -0.331     2.003    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     2.095    DVI_i/input_block_0/inst/DE_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DVI_clk_wiz_0_5
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y2     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y3     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB18_X0Y4     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y5   DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         39.683      37.527     BUFGCTRL_X0Y4   DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/I0
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         39.683      38.016     OLOGIC_X0Y74    DVI_i/TMDS/selectio_wiz_0/inst/clk_fwd/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y74    DVI_i/TMDS/selectio_wiz_0/inst/clk_fwd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y92    DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y91    DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y98    DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       39.683      120.317    PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y8      DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/r_addr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X41Y77    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y77    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y77    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y77    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X41Y77    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X28Y68    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X31Y66    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X31Y66    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y79    DVI_i/TMDS/TMDS_encoder_V2_2/inst/dout_buf2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y83    DVI_i/TMDS/TMDS_encoder_V2_1/inst/dout_buf2_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X33Y67    DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y79    DVI_i/TMDS/TMDS_encoder_V2_2/inst/dout_buf2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y79    DVI_i/TMDS/TMDS_encoder_V2_2/inst/dout_buf2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y79    DVI_i/TMDS/TMDS_encoder_V2_2/inst/dout_buf2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y81    DVI_i/TMDS/TMDS_encoder_V2_2/inst/dout_buf2_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X22Y47    DVI_i/input_block_0/inst/H_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X22Y47    DVI_i/input_block_0/inst/H_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X22Y45    DVI_i/input_block_0/inst/H_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X22Y45    DVI_i/input_block_0/inst/H_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DVI_clk_wiz_0_5
  To Clock:  clk_out2_DVI_clk_wiz_0_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DVI_clk_wiz_0_5
Waveform(ns):       { 0.000 3.968 }
Period(ns):         7.937
Sources:            { DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         7.937       5.781      BUFGCTRL_X0Y3   DVI_i/CTRL/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     BUFGCTRL/I0        n/a            2.155         7.937       5.781      BUFGCTRL_X0Y2   DVI_i/CTRL/res_select_0/inst/P_CLK_X5_MUX/BUFGMUX_inst/I0
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y92    DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y91    DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y98    DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y97    DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y96    DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         7.937       6.270      OLOGIC_X0Y95    DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         7.937       6.688      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       7.937       152.063    PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DVI_clk_wiz_0_5
  To Clock:  clk_out3_DVI_clk_wiz_0_5

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.155ns (58.018%)  route 1.559ns (41.982%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 8.751 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_CLK
    SLICE_X6Y6           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[5]/Q
                         net (fo=5, routed)           0.629     6.473    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_ADDR[5]
    SLICE_X6Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.597 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.597    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg1_carry_i_3_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.130 f  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg1_carry/CO[3]
                         net (fo=11, routed)          0.931     8.060    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg1_carry_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.184 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.184    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg[7]_i_4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.717 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[7]_i_1_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.040 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.040    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg[9]
    SLICE_X6Y7           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.505     8.751    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_CLK
    SLICE_X6Y7           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[9]/C
                         clock pessimism              0.517     9.268    
                         clock uncertainty           -0.091     9.177    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109     9.286    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[0]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[11]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[15]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[17]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[1]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.423ns (43.887%)  route 1.819ns (56.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.564     8.736    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[2]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.423ns (44.101%)  route 1.804ns (55.899%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.548     8.720    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y6           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y6           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[13]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.423ns (44.101%)  route 1.804ns (55.899%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.797 - 3.968 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.848     5.493    DVI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     6.668 r  DVI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           0.792     7.461    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.585 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.463     8.048    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_RVALID
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg[31]_i_1/O
                         net (fo=33, routed)          0.548     8.720    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0
    SLICE_X5Y6           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.551     8.797    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y6           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[16]/C
                         clock pessimism              0.482     9.279    
                         clock uncertainty           -0.091     9.188    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205     8.983    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.205%)  route 0.269ns (67.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.585     1.708    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X5Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     1.836 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[18]/Q
                         net (fo=2, routed)           0.269     2.106    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[18]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.876     2.319    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.553     1.767    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     2.009    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.368%)  route 0.182ns (52.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_CLK
    SLICE_X6Y5           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.853 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[2]/Q
                         net (fo=5, routed)           0.182     2.035    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.876     2.319    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.572     1.748    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.931    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.111%)  route 0.184ns (52.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_CLK
    SLICE_X6Y6           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.853 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[7]/Q
                         net (fo=5, routed)           0.184     2.037    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.876     2.319    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.572     1.748    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.931    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.044%)  route 0.185ns (52.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.565     1.688    DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/W_CLK
    SLICE_X6Y7           FDRE                                         r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.852 r  DVI_i/BLOCK_MEM/BLK_MEM_addres_gen_0/inst/w_addr_reg_reg[8]/Q
                         net (fo=5, routed)           0.185     2.037    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y3          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.875     2.318    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.572     1.747    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.930    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.004%)  route 0.329ns (69.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.583     1.706    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X1Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.847 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[26]/Q
                         net (fo=2, routed)           0.329     2.176    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.876     2.319    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.553     1.767    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     2.063    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y4          FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.830 r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.886    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X11Y4          FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.834     2.277    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y4          FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.588     1.689    
    SLICE_X11Y4          FDPE (Hold_fdpe_C_D)         0.075     1.764    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.468%)  route 0.337ns (70.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.583     1.706    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X1Y5           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.847 r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.337     2.185    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.876     2.319    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.553     1.767    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     2.063    DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.584     1.707    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.913    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.852     2.295    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.588     1.707    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.075     1.782    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.581     1.704    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y14          FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.141     1.845 r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.910    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X2Y14          FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.848     2.291    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y14          FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.587     1.704    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.075     1.779    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.584     1.707    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073     1.921    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.852     2.295    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.588     1.707    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.078     1.785    DVI_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DVI_clk_wiz_0_5
Waveform(ns):       { 0.000 1.984 }
Period(ns):         3.968
Sources:            { DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         3.968       1.392      RAMB18_X0Y2     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         3.968       1.392      RAMB18_X0Y3     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         3.968       1.392      RAMB18_X0Y4     DVI_i/BLOCK_MEM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.968       1.813      BUFGCTRL_X0Y7   DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2   n/a            1.249         3.968       2.719      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X2Y5      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X5Y6      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X2Y5      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X5Y5      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.968       2.968      SLICE_X5Y6      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       3.968       156.032    PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.984       1.004      SLICE_X4Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.984       1.004      SLICE_X4Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X2Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X2Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X2Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X2Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.984       0.734      SLICE_X0Y1      DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.984       1.004      SLICE_X4Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.984       1.004      SLICE_X4Y9      DVI_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X0Y3      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X0Y6      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X0Y6      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.984       1.484      SLICE_X1Y5      DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DVI_clk_wiz_0_5
  To Clock:  clkfbout_DVI_clk_wiz_0_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DVI_clk_wiz_0_5
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DVI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DVI_clk_wiz_0_5
  To Clock:  clk_out3_DVI_clk_wiz_0_5

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 DVI_i/input_block_0/inst/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.557ns (18.548%)  route 2.446ns (81.452%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 8.753 - 3.968 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.146     3.791    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.892 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         1.670     5.562    DVI_i/input_block_0/inst/P_clk
    SLICE_X23Y47         FDRE                                         r  DVI_i/input_block_0/inst/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.018 r  DVI_i/input_block_0/inst/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.577     6.595    DVI_i/input_block_0/inst/v_h_sync[0]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     6.696 r  DVI_i/input_block_0/inst/v_h_sync[0]_BUFG_inst/O
                         net (fo=54, routed)          1.869     8.565    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/INIT_AXI_TXN
    SLICE_X7Y0           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.507     8.753    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X7Y0           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/C
                         clock pessimism              0.198     8.951    
                         clock uncertainty           -0.241     8.710    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.040     8.670    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 DVI_i/input_block_0/inst/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DVI_clk_wiz_0_5  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             clk_out3_DVI_clk_wiz_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out1_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.167ns (16.590%)  route 0.840ns (83.410%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     1.153    DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.179 r  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/BUFGMUX_inst/O
                         net (fo=188, routed)         0.561     1.740    DVI_i/input_block_0/inst/P_clk
    SLICE_X23Y47         FDRE                                         r  DVI_i/input_block_0/inst/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  DVI_i/input_block_0/inst/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.214     2.096    DVI_i/input_block_0/inst/v_h_sync[0]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.122 r  DVI_i/input_block_0/inst/v_h_sync[0]_BUFG_inst/O
                         net (fo=54, routed)          0.625     2.747    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/INIT_AXI_TXN
    SLICE_X7Y0           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/M_AXI_ACLK
    SLICE_X7Y0           FDRE                                         r  DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg/C
                         clock pessimism             -0.269     2.009    
                         clock uncertainty            0.241     2.249    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.078     2.327    DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_DVI_clk_wiz_0_5
  To Clock:  clk_out3_DVI_clk_wiz_0_5

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.642ns (26.239%)  route 1.805ns (73.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 8.794 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.144     7.773    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X0Y1           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.548     8.794    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y1           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.482     9.276    
                         clock uncertainty           -0.091     9.185    
    SLICE_X0Y1           FDCE (Recov_fdce_C_CLR)     -0.361     8.824    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.841%)  route 1.664ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.003     7.632    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.841%)  route 1.664ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.003     7.632    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.841%)  route 1.664ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.003     7.632    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.841%)  route 1.664ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.003     7.632    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.642ns (27.900%)  route 1.659ns (72.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.998     7.627    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X5Y1           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y1           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.642ns (27.900%)  route 1.659ns (72.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.998     7.627    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X5Y1           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y1           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.405     8.784    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.841%)  route 1.664ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.003     7.632    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y2           FDPE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X2Y2           FDPE (Recov_fdpe_C_PRE)     -0.359     8.830    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.642ns (27.900%)  route 1.659ns (72.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.998     7.627    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y1           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y1           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X4Y1           FDCE (Recov_fdce_C_CLR)     -0.361     8.828    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.968ns  (clk_out3_DVI_clk_wiz_0_5 rise@3.968ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.642ns (27.900%)  route 1.659ns (72.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 8.798 - 3.968 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.702     1.702    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.790 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754     3.544    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.645 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.681     5.326    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     6.505    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.629 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.998     7.627    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y1           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      3.968     3.968 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     3.968 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.509     5.478    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.561 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     7.155    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     7.246 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         1.552     8.798    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y1           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.482     9.280    
                         clock uncertainty           -0.091     9.189    
    SLICE_X4Y1           FDCE (Recov_fdce_C_CLR)     -0.361     8.828    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  1.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.658    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.658    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDPE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.654    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDPE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.654    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDPE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.654    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.330%)  route 0.480ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.305     2.378    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y2           FDPE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.835     2.278    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y2           FDPE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.553     1.725    
    SLICE_X6Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.654    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.145%)  route 0.534ns (71.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.358     2.432    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.854     2.297    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.553     1.744    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.677    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.145%)  route 0.534ns (71.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.358     2.432    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.854     2.297    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.553     1.744    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.677    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.145%)  route 0.534ns (71.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.358     2.432    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.854     2.297    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.553     1.744    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.677    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Destination:            DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_DVI_clk_wiz_0_5  {rise@0.000ns fall@1.984ns period=3.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_DVI_clk_wiz_0_5 rise@0.000ns - clk_out3_DVI_clk_wiz_0_5 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.145%)  route 0.534ns (71.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.551     0.551    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.601 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497     1.097    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.123 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.566     1.689    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y4          FDRE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.853 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     2.028    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.073 f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.358     2.432    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y2           FDCE                                         f  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_DVI_clk_wiz_0_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  DVI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.817     0.817    DVI_i/CTRL/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.870 r  DVI_i/CTRL/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.414    DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.443 r  DVI_i/CTRL/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=271, routed)         0.854     2.297    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y2           FDCE                                         r  DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.553     1.744    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.677    DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.755    





