Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 23 16:21:17 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/adder_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.571ns  (logic 0.828ns (23.186%)  route 2.743ns (76.814%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld_reg/Q
                         net (fo=2, routed)           0.848     1.304    bd_0_i/hls_inst/inst/control_s_axi_U/int_c_ap_vld
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           1.095     2.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124     2.647 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.800     3.447    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.571 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.571    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]
    SLICE_X1Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.135ns  (logic 0.400ns (12.760%)  route 2.735ns (87.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, routed)           0.941     2.038    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2/O
                         net (fo=1, routed)           0.821     2.983    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.152     3.135 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.135    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.058ns  (logic 0.372ns (12.163%)  route 2.686ns (87.837%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[5] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_3/O
                         net (fo=8, routed)           1.226     2.323    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     2.447 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2/O
                         net (fo=1, routed)           0.488     2.934    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.124     3.058 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.058    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.970ns  (logic 0.400ns (13.468%)  route 2.570ns (86.532%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[2] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2/O
                         net (fo=8, routed)           0.789     1.886    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I2_O)        0.124     2.010 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.808     2.818    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.152     2.970 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]
    SLICE_X4Y64          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.859ns  (logic 0.890ns (31.125%)  route 1.969ns (68.875%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/Q
                         net (fo=5, routed)           1.019     1.537    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_3/O
                         net (fo=3, routed)           0.668     2.330    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_2/O
                         net (fo=1, routed)           0.282     2.735    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1/O
                         net (fo=1, routed)           0.000     2.859    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.124ns (4.579%)  route 2.584ns (95.421%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=41, routed)          1.611     2.708    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X4Y63          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.642ns (23.872%)  route 2.047ns (76.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, routed)           1.563     2.081    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, routed)           0.485     2.689    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
    SLICE_X2Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.642ns (23.872%)  route 2.047ns (76.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, routed)           1.563     2.081    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, routed)           0.485     2.689    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
    SLICE_X2Y65          FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[6]/CE
  -------------------------------------------------------------------    -------------------




