{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557259415632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557259415632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 01:33:35 2019 " "Processing started: Wed May 08 01:33:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557259415632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259415632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259415632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557259416803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557259416803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431631 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_rf_sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_rf_sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_RF_Sched-behave " "Found design unit 1: RS_RF_Sched-behave" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431646 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_RF_Sched " "Found entity 1: RS_RF_Sched" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-behave " "Found design unit 1: rob-behave" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431646 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_tag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_tag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_tag-behave " "Found design unit 1: RF_tag-behave" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431662 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_tag " "Found entity 1: RF_tag" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_busybit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_busybit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_busybit-behave " "Found design unit 1: RF_busybit-behave" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431662 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_busybit " "Found entity 1: RF_busybit" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431678 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431709 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-syn " "Found design unit 1: ram-syn" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bitwith2output-behave " "Found design unit 1: pen32bitwith2output-behave" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431740 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bitwith2output " "Found entity 1: pen32bitwith2output" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bit-behave " "Found design unit 1: pen32bit-behave" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431740 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bit " "Found entity 1: pen32bit" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bitwith2output-behave " "Found design unit 1: pen16bitwith2output-behave" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431756 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bitwith2output " "Found entity 1: pen16bitwith2output" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bit-behave " "Found design unit 1: pen16bit-behave" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431756 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bit " "Found entity 1: pen16bit" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9_16-data " "Found design unit 1: mux9_16-data" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9_16 " "Found entity 1: mux9_16" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_p-behave " "Found design unit 1: ls_p-behave" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_p " "Found entity 1: ls_p" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behave " "Found design unit 1: IFetch-behave" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431787 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behave " "Found design unit 1: ID-behave" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431834 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-syn " "Found design unit 1: dram-syn" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431849 ""} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Struct " "Found design unit 1: comp-Struct" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431849 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431865 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_p-behave " "Found design unit 1: alu_p-behave" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431865 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_p " "Found entity 1: alu_p" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431881 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add5-Struct " "Found design unit 1: Add5-Struct" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add5 " "Found entity 1: Add5" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add2-Struct " "Found design unit 1: add2-Struct" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431912 ""} { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-Struct " "Found design unit 1: add1-Struct" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431912 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-Struct " "Found design unit 1: Add-Struct" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557259431943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557259431943 ""}
