Line 432: [DEBUG][WMG] m_CcIdx(%d),m_isUseMPDPAccordingToTrsDseResouce(%d), mPDPCause(%x)
Line 461: [DEBUG][WMG] can't use pdpwmg m_isUsePDPWmgCC = %d, fdiPdpWmSlotOffset = %x
Line 558: [DEBUG][WMG] m_CcIdx(%d), trsPdpOnSlot(%d), pdpWmCorrGen/holdPdpWmGen/pdpWmMode/pdpWmBasedFdi(1/1/1/1)(%d), fdiPdpWmSlotOffset(%d)
Line 563: [DEBUG][WMG]MPDP pdpSize=256
Line 565: [DEBUG][WMG]MPDP pdpSize=512
Line 681: [DEBUG][WMG] m_wmgRx01Idx(%d) m_wmgRx23Idx(%d) m_CcIdx(%d) m_DemodIdx(%d) cegGainCtrl(%d) scs(%d) SysBw(%d) dmrsType(%d)
Line 686: [DEBUG][WMG] m_wmgRx01Idx(%d) m_wmgRx23Idx(%d) m_CcIdx(%d) m_DemodIdx(%d) cegGainCtrl(%d) scs(%d) SysBw(%d)
Line 1143: [WMG][HW MODE] m_CcIdx(%d), RxAntNum(%d), INPUT_SINR_INV(%d,%d,%d,%d), INPUT_DSE(0x%x,0x%x)
Line 1718: [WMG][SW MODE] cch_dse_idx:0x%x, cch_sinr_idx:0x%x, sch_5tap_dse_idx:0x%x, sch_5tap_sinr_idx:0x%x, sch_6tap_dse_idx:0x%x, sch_6tap_sinr_idx:0x%x
Line 1786: [WMG] NrDcCeWmg12tap Rx01baseoffset = %d, Rx23baseoffset = %d
Line 2047: [WMG] m_CcIdx(%d) evenOdd(%d) baseOffset(rx0/rx1/rx2/rx3)(2/2/2/2)(%d) swmode_sch_sinr_idx_log(rx0/rx1/rx2/rx3)(2/2/2/2)(%d) swmode_sch_dse_idx_log(rx0/rx1/rx2/rx3)(2/2/2/2)(%d)
Line 3136: [INTERSLOT][WMG] ccIdx(%d), dmrsTypeAPosition(%d), dmrsAddPosValue(%d)
Line 4059: [WMG] TDMMSE Source_sinr_dB(trs:%d, sch:%d), resourceInfo(%d), sinr_dB_combined(%d), doppler(%d), iSinrIdx||iSinrIdx_2D||iSinrIdx_3dB||(%d), iDopIdx||iDopIdx_2D||iDopIdx_3dB||(%d), wmg2DMmseEn|interSlotEn|12TapTrigger|pdpBasedFdiEn|(%d), dmrsType|dsetuningCheck|writeDone12Tap(%d)
Line 4264: [WMG] invalid DSE index CC(%d) inputDse(%d) fdiMode(%d) swOvMode(%d) rx(%x)
Line 4273: [WMG] invalid DSE index CC(%d) inputDse(%d) fdiMode(%d) swOvMode(%d) rx(%x)
Line 4283: [WMG] invalid DSE index CC(%d) inputDse(%d) fdiMode(%d) swOvMode(%d) rx(%x)
Line 1359: [WMG][HW MODE] sinr_linear:%d,%d,%d,%d, dB:%d,%d,%d,%d, wmSinrInvType(%d)
Line 1365: [debug] p_DlCurrTime->slot_idx %d nr_mmsewg_hwctrl(0x%x), nr_mmsewg_cc_info(0x%x), nr_mmsewg_grps_en(0x%x), nr_mmsewg_hw_ctrl(0x%x), nr_mmsewg_rdbuf_idx(0x%x), nr_mmsewg_rx01s_max_delay_grp0(0x%x), nr_mmsewg_rx0s_sinr_inv_grp0(0x%x), nr_mmsewg_ceg_gain_ctrl_grp0(0x%x), nr_mmsewg_wm_conf_fd_grp0(0x%x)
