Analysis & Synthesis report for DTMFcorr
Wed Jan 22 15:25:47 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|state
 11. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit|state
 12. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|state
 13. State Machine - |DTMFcorr|Audio_interface:Audio_interface|RCV
 14. State Machine - |DTMFcorr|Audio_interface:Audio_interface|i2c:I2C_controller|AUDIO
 15. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|state
 16. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|state
 17. State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|state
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface
 23. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|i2c:I2C_controller
 24. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr
 26. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|flaggingv2:flag_unit
 27. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|markingv1:mark_unit
 28. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|slidingv5:batch_unit
 29. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|powercalcv1:powercalc
 30. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|Framingv2:framing
 31. Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|multv6:mult_unit
 32. Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0
 35. Port Connectivity Checks: "toplevel_iq:DTMF_corr"
 36. Port Connectivity Checks: "Audio_interface:Audio_interface|i2c:I2C_controller"
 37. Port Connectivity Checks: "Audio_interface:Audio_interface"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 22 15:25:47 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DTMFcorr                                    ;
; Top-level Entity Name           ; DTMFcorr                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2753                                        ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 12                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DTMFcorr           ; DTMFcorr           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processor 3            ;  15.4%      ;
;     Processor 4            ;  15.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library       ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------------+
; ../hdl/toplevel_iq.vhd                                                                    ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd                            ;               ;
; ../hdl/slidingv5.vhd                                                                      ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd                              ;               ;
; ../hdl/powercalcv1.vhd                                                                    ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/powercalcv1.vhd                            ;               ;
; ../hdl/multv6.vhd                                                                         ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd                                 ;               ;
; ../hdl/markingv1.vhd                                                                      ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/markingv1.vhd                              ;               ;
; ../hdl/lutsin_block.vhd                                                                   ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutsin_block.vhd                           ;               ;
; ../hdl/lutcos_block.vhd                                                                   ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutcos_block.vhd                           ;               ;
; ../hdl/Framingv2.vhd                                                                      ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Framingv2.vhd                              ;               ;
; ../hdl/flaggingv2.vhd                                                                     ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd                             ;               ;
; ../hdl/dec_control.vhd                                                                    ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/dec_control.vhd                            ;               ;
; ../hdl/DTMFcorr.vhd                                                                       ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd                               ;               ;
; ../hdl/i2c.vhd                                                                            ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/i2c.vhd                                    ;               ;
; ../hdl/Audio_interface.vhd                                                                ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd                        ;               ;
; ../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd         ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd         ; ieee_proposed ;
; ../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd ; floatfixlib   ;
; AudioPLL.vhd                                                                              ; yes             ; User Wizard-Generated File   ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd                           ; AudioPLL      ;
; AudioPLL/AudioPLL_0002.v                                                                  ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v               ; AudioPLL      ;
; altera_pll.v                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v              ;               ;
; lpm_divide.tdf                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf            ;               ;
; abs_divider.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc           ;               ;
; sign_div_unsign.inc                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;               ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;               ;
; db/lpm_divide_82m.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_82m.tdf                  ;               ;
; db/sign_div_unsign_bkh.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_bkh.tdf             ;               ;
; db/alt_u_div_sse.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_sse.tdf                   ;               ;
; db/lpm_divide_05m.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_05m.tdf                  ;               ;
; db/sign_div_unsign_3nh.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_3nh.tdf             ;               ;
; db/alt_u_div_c2f.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_c2f.tdf                   ;               ;
+-------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3101                                                                                                                  ;
;                                             ;                                                                                                                       ;
; Combinational ALUT usage for logic          ; 4175                                                                                                                  ;
;     -- 7 input functions                    ; 105                                                                                                                   ;
;     -- 6 input functions                    ; 1703                                                                                                                  ;
;     -- 5 input functions                    ; 342                                                                                                                   ;
;     -- 4 input functions                    ; 477                                                                                                                   ;
;     -- <=3 input functions                  ; 1548                                                                                                                  ;
;                                             ;                                                                                                                       ;
; Dedicated logic registers                   ; 2753                                                                                                                  ;
;                                             ;                                                                                                                       ;
; I/O pins                                    ; 36                                                                                                                    ;
;                                             ;                                                                                                                       ;
; Total DSP Blocks                            ; 12                                                                                                                    ;
;                                             ;                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                     ;
;                                             ;                                                                                                                       ;
; Maximum fan-out node                        ; Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2711                                                                                                                  ;
; Total fan-out                               ; 29852                                                                                                                 ;
; Average fan-out                             ; 4.25                                                                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DTMFcorr                                    ; 4175 (0)            ; 2753 (0)                  ; 0                 ; 12         ; 36   ; 0            ; |DTMFcorr                                                                                                                                            ; DTMFcorr            ; work         ;
;    |Audio_interface:Audio_interface|         ; 143 (61)            ; 93 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|Audio_interface:Audio_interface                                                                                                            ; Audio_interface     ; work         ;
;       |AudioPLL:Audio_PLL|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|Audio_interface:Audio_interface|AudioPLL:Audio_PLL                                                                                         ; AudioPLL            ; audiopll     ;
;          |AudioPLL_0002:audiopll_inst|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst                                                             ; AudioPLL_0002       ; AudioPLL     ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i                                     ; altera_pll          ; work         ;
;       |i2c:I2C_controller|                   ; 82 (82)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|Audio_interface:Audio_interface|i2c:I2C_controller                                                                                         ; i2c                 ; work         ;
;    |toplevel_iq:DTMF_corr|                   ; 4032 (0)            ; 2660 (0)                  ; 0                 ; 12         ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr                                                                                                                      ; toplevel_iq         ; work         ;
;       |Framingv2:framing|                    ; 583 (583)           ; 297 (297)                 ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing                                                                                                    ; Framingv2           ; work         ;
;       |dec_control:cntrl_unit|               ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|dec_control:cntrl_unit                                                                                               ; dec_control         ; work         ;
;       |flaggingv2:flag_unit|                 ; 411 (392)           ; 877 (877)                 ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit                                                                                                 ; flaggingv2          ; work         ;
;          |lpm_divide:Mod0|                   ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_sse:divider|    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
;       |lutcos_block:lutcos_unit|             ; 655 (655)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|lutcos_block:lutcos_unit                                                                                             ; lutcos_block        ; work         ;
;       |lutsin_block:lutsin_unit|             ; 675 (675)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|lutsin_block:lutsin_unit                                                                                             ; lutsin_block        ; work         ;
;       |markingv1:mark_unit|                  ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit                                                                                                  ; markingv1           ; work         ;
;       |multv6:mult_unit|                     ; 341 (297)           ; 317 (317)                 ; 0                 ; 6          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit                                                                                                     ; multv6              ; work         ;
;          |lpm_divide:Mod0|                   ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0                                                                                     ; lpm_divide          ; work         ;
;             |lpm_divide_05m:auto_generated|  ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                       ; lpm_divide_05m      ; work         ;
;                |sign_div_unsign_3nh:divider| ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider                           ; sign_div_unsign_3nh ; work         ;
;                   |alt_u_div_c2f:divider|    ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider     ; alt_u_div_c2f       ; work         ;
;       |powercalcv1:powercalc|                ; 558 (558)           ; 196 (196)                 ; 0                 ; 6          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc                                                                                                ; powercalcv1         ; work         ;
;       |slidingv5:batch_unit|                 ; 782 (760)           ; 945 (945)                 ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit                                                                                                 ; slidingv5           ; work         ;
;          |lpm_divide:Mod0|                   ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;                |sign_div_unsign_bkh:divider| ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_sse:divider|    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 12           ;
; Total number of DSP blocks    ; 12           ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 12           ;
+-------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |DTMFcorr|Audio_interface:Audio_interface|AudioPLL:Audio_PLL ; AudioPLL.vhd    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|state ;
+---------------+-------------+---------------+------------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE                   ;
+---------------+-------------+---------------+------------------------------+
; state.IDLE    ; 0           ; 0             ; 0                            ;
; state.COMPUTE ; 0           ; 1             ; 1                            ;
; state.STORE   ; 1           ; 0             ; 1                            ;
+---------------+-------------+---------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|markingv1:mark_unit|state ;
+---------------+-------------+---------------+-----------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE                  ;
+---------------+-------------+---------------+-----------------------------+
; state.IDLE    ; 0           ; 0             ; 0                           ;
; state.COMPUTE ; 0           ; 1             ; 1                           ;
; state.STORE   ; 1           ; 0             ; 1                           ;
+---------------+-------------+---------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|state ;
+---------------+-------------+---------------+------------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE                   ;
+---------------+-------------+---------------+------------------------------+
; state.IDLE    ; 0           ; 0             ; 0                            ;
; state.COMPUTE ; 0           ; 1             ; 1                            ;
; state.STORE   ; 1           ; 0             ; 1                            ;
+---------------+-------------+---------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DTMFcorr|Audio_interface:Audio_interface|RCV                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name       ; RCV.right5 ; RCV.right4 ; RCV.right3 ; RCV.right2 ; RCV.right1 ; RCV.left5 ; RCV.left4 ; RCV.left3 ; RCV.left2 ; RCV.left1 ; RCV.wait2 ; RCV.wait1 ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; RCV.wait1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; RCV.wait2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; RCV.left1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; RCV.left2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; RCV.left3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; RCV.left4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.left5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right1 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right2 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right4 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right5 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DTMFcorr|Audio_interface:Audio_interface|i2c:I2C_controller|AUDIO ;
+----------+----------+----------+----------+----------+-----------------------------+
; Name     ; AUDIO.s5 ; AUDIO.s4 ; AUDIO.s3 ; AUDIO.s2 ; AUDIO.s1                    ;
+----------+----------+----------+----------+----------+-----------------------------+
; AUDIO.s1 ; 0        ; 0        ; 0        ; 0        ; 0                           ;
; AUDIO.s2 ; 0        ; 0        ; 0        ; 1        ; 1                           ;
; AUDIO.s3 ; 0        ; 0        ; 1        ; 0        ; 1                           ;
; AUDIO.s4 ; 0        ; 1        ; 0        ; 0        ; 1                           ;
; AUDIO.s5 ; 1        ; 0        ; 0        ; 0        ; 1                           ;
+----------+----------+----------+----------+----------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|state ;
+---------------+-------------+---------------+--------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE               ;
+---------------+-------------+---------------+--------------------------+
; state.IDLE    ; 0           ; 0             ; 0                        ;
; state.COMPUTE ; 0           ; 1             ; 1                        ;
; state.STORE   ; 1           ; 0             ; 1                        ;
+---------------+-------------+---------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|state ;
+---------------+-------------+---------------+---------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE                ;
+---------------+-------------+---------------+---------------------------+
; state.IDLE    ; 0           ; 0             ; 0                         ;
; state.COMPUTE ; 0           ; 1             ; 1                         ;
; state.STORE   ; 1           ; 0             ; 1                         ;
+---------------+-------------+---------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|state ;
+---------------+-------------+---------------+-------------------------------+
; Name          ; state.STORE ; state.COMPUTE ; state.IDLE                    ;
+---------------+-------------+---------------+-------------------------------+
; state.IDLE    ; 0           ; 0             ; 0                             ;
; state.COMPUTE ; 0           ; 1             ; 1                             ;
; state.STORE   ; 1           ; 0             ; 1                             ;
+---------------+-------------+---------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                         ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[7,8,13..15] ; Stuck at GND due to stuck port data_in                                     ;
; Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[6]          ; Merged with Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[5]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[19][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[19][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[19][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[19][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[1][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[1][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[1][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[1][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[0][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[0][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[0][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[0][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[2][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[2][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[2][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[2][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[3][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[3][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[3][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[3][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[4][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[4][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[4][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[4][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[5][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[5][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[5][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[5][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[6][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[6][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[6][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[6][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[7][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[7][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[7][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[7][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[8][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[8][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[8][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[8][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[9][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[9][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[9][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[9][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[10][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[10][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[10][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[10][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[11][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[11][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[11][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[11][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[12][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[12][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[12][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[12][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[13][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[13][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[13][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[13][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[14][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[14][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[14][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[14][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[15][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[15][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[15][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[15][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[16][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[16][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[16][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[16][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[17][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[17][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[17][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[17][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[18][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[18][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[18][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer697[18][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[19][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[19][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[19][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[19][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[1][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[1][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[1][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[1][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[0][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[0][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[0][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[0][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[2][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[2][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[2][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[2][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[3][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[3][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[3][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[3][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[4][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[4][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[4][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[4][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[5][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[5][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[5][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[5][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[6][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[6][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[6][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[6][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[7][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[7][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[7][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[7][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[8][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[8][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[8][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[8][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[9][11]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[9][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[9][12]           ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[9][10]   ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[10][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[10][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[10][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[10][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[11][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[11][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[11][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[11][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[12][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[12][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[12][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[12][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[13][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[13][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[13][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[13][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[14][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[14][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[14][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[14][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[15][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[15][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[15][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[15][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[16][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[16][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[16][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[16][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[17][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[17][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[17][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[17][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[18][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[18][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[18][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer941[18][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[19][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[19][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[19][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[19][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[1][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[1][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[1][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[1][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[0][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[0][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[0][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[0][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[2][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[2][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[2][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[2][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[3][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[3][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[3][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[3][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[4][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[4][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[4][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[4][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[5][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[5][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[5][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[5][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[6][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[6][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[6][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[6][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[7][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[7][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[7][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[7][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[8][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[8][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[8][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[8][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[9][11]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[9][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[9][12]          ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[9][10]  ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[10][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[10][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[10][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[10][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[11][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[11][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[11][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[11][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[12][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[12][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[12][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[12][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[13][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[13][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[13][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[13][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[14][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[14][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[14][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[14][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[15][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[15][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[15][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[15][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[16][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[16][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[16][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[16][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[17][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[17][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[17][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[17][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[18][11]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[18][10] ;
; toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[18][12]         ; Merged with toplevel_iq:DTMF_corr|slidingv5:batch_unit|cbuffer1477[18][10] ;
; Audio_interface:Audio_interface|AUD_DACDAT                             ; Stuck at GND due to stuck port data_in                                     ;
; Audio_interface:Audio_interface|\Aud_Bclock:bcount[4]                  ; Stuck at GND due to stuck port data_in                                     ;
; toplevel_iq:DTMF_corr|Framingv2:framing|counter[5]                     ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 129                                ;                                                                            ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2753  ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2424  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2536  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; Audio_interface:Audio_interface|i2c:I2C_controller|done ; 2       ;
; Audio_interface:Audio_interface|LRCK                    ; 7       ;
; Audio_interface:Audio_interface|i2c:I2C_controller|sdo  ; 3       ;
; Total number of inverted registers = 3                  ;         ;
+---------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|counter[2]        ;
; 25:1               ; 32 bits   ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |DTMFcorr|toplevel_iq:DTMF_corr|flaggingv2:flag_unit|Mux20             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|power_697[2]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempcos697[-7]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempsin697[6]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|Result            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|power_1477[2]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DTMFcorr|Audio_interface:Audio_interface|i2c:I2C_controller|Selector1 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DTMFcorr|Audio_interface:Audio_interface|Selector2                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |DTMFcorr|Audio_interface:Audio_interface|Selector4                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |DTMFcorr|Audio_interface:Audio_interface|Selector3                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|Result            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_cos941[-4]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|power_941[-3]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempcos941[-2]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempsin941[-6]   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_cos941[4]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |DTMFcorr|toplevel_iq:DTMF_corr|slidingv5:batch_unit|Result            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_sin697[-4]   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_sin941[4]    ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_sin1477[-7]  ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_cos697[-9]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempsin1477[2]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|powercalcv1:powercalc|tempcos1477[7]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_sin697[-4]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_sin941[-3]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_sin1477[-1]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_cos697[-1]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|multv6:mult_unit|mult_cos1477[-11]     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DTMFcorr|toplevel_iq:DTMF_corr|Framingv2:framing|tempAcc_cos1477[3]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; sample_rate    ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|i2c:I2C_controller ;
+----------------+----------+---------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                ;
+----------------+----------+---------------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                                      ;
; i2c_freq       ; 20000    ; Signed Integer                                                      ;
+----------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                      ;
; operation_mode                       ; direct                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 18.432203 MHz          ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; mult_int_bits   ; 2     ; Signed Integer                           ;
; mult_frac_bits  ; 14    ; Signed Integer                           ;
; acc_int_bits    ; 6     ; Signed Integer                           ;
; acc_frac_bits   ; 10    ; Signed Integer                           ;
; power_int_bits  ; 10    ; Signed Integer                           ;
; power_frac_bits ; 6     ; Signed Integer                           ;
; batch_int_bits  ; 14    ; Signed Integer                           ;
; batch_frac_bits ; 2     ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|flaggingv2:flag_unit ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; in_int_bits    ; 14    ; Signed Integer                                                 ;
; in_frac_bits   ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|markingv1:mark_unit ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; in_int_bits    ; 14    ; Signed Integer                                                ;
; in_frac_bits   ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|slidingv5:batch_unit ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; in_int_bits    ; 10    ; Signed Integer                                                 ;
; in_frac_bits   ; 6     ; Signed Integer                                                 ;
; out_int_bits   ; 14    ; Signed Integer                                                 ;
; out_frac_bits  ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|powercalcv1:powercalc ;
+-----------------+-------+----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                           ;
+-----------------+-------+----------------------------------------------------------------+
; in_int_bits     ; 6     ; Signed Integer                                                 ;
; in_frac_bits    ; 10    ; Signed Integer                                                 ;
; s2sin_INT_BITS  ; 10    ; Signed Integer                                                 ;
; s2sin_FRAC_BITS ; 6     ; Signed Integer                                                 ;
; s2cos_INT_BITS  ; 9     ; Signed Integer                                                 ;
; s2cos_FRAC_BITS ; 7     ; Signed Integer                                                 ;
; out_int_bits    ; 10    ; Signed Integer                                                 ;
; out_frac_bits   ; 6     ; Signed Integer                                                 ;
+-----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|Framingv2:framing ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_int_bits  ; 2     ; Signed Integer                                              ;
; data_frac_bits ; 14    ; Signed Integer                                              ;
; acc_int_bits   ; 6     ; Signed Integer                                              ;
; acc_frac_bits  ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_iq:DTMF_corr|multv6:mult_unit ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; dataA_INT_BITS    ; 2     ; Signed Integer                                          ;
; dataA_FRAC_BITS   ; 14    ; Signed Integer                                          ;
; tempsin_INT_BITS  ; 1     ; Signed Integer                                          ;
; tempsin_FRAC_BITS ; 15    ; Signed Integer                                          ;
; tempcos_INT_BITS  ; 2     ; Signed Integer                                          ;
; tempcos_FRAC_BITS ; 14    ; Signed Integer                                          ;
; mult_int_bits     ; 2     ; Signed Integer                                          ;
; mult_frac_bits    ; 14    ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                       ;
; LPM_WIDTHD             ; 11             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_iq:DTMF_corr"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_interface:Audio_interface|i2c:I2C_controller" ;
+---------------------+-------+----------+---------------------------------------+
; Port                ; Type  ; Severity ; Details                               ;
+---------------------+-------+----------+---------------------------------------+
; sample_ctrl[4..3]   ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[15..13] ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[11..5]  ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[12]     ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[2]      ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[1]      ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[0]      ; Input ; Info     ; Stuck at GND                          ;
+---------------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_interface:Audio_interface"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rin   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2753                        ;
;     CLR               ; 177                         ;
;     CLR SCLR          ; 21                          ;
;     ENA               ; 310                         ;
;     ENA CLR           ; 2226                        ;
;     plain             ; 19                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 4176                        ;
;     arith             ; 719                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 182                         ;
;         4 data inputs ; 150                         ;
;     extend            ; 105                         ;
;         7 data inputs ; 105                         ;
;     normal            ; 2831                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 375                         ;
;         4 data inputs ; 327                         ;
;         5 data inputs ; 342                         ;
;         6 data inputs ; 1703                        ;
;     shared            ; 521                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         3 data inputs ; 510                         ;
; arriav_mac            ; 12                          ;
; boundary_port         ; 36                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 5.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 22 15:25:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DTMFcorr -c DTMFcorr
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/toplevel_iq.vhd
    Info (12022): Found design unit 1: toplevel_iq-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 30
    Info (12023): Found entity 1: toplevel_iq File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/slidingv5.vhd
    Info (12022): Found design unit 1: slidingv5-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd Line: 33
    Info (12023): Found entity 1: slidingv5 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/powercalcv1.vhd
    Info (12022): Found design unit 1: powercalcv1-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/powercalcv1.vhd Line: 42
    Info (12023): Found entity 1: powercalcv1 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/powercalcv1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/multv6.vhd
    Info (12022): Found design unit 1: multv6-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd Line: 46
    Info (12023): Found entity 1: multv6 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/markingv1.vhd
    Info (12022): Found design unit 1: markingv1-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/markingv1.vhd Line: 25
    Info (12023): Found entity 1: markingv1 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/markingv1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/lutsin_block.vhd
    Info (12022): Found design unit 1: lutsin_block-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutsin_block.vhd Line: 14
    Info (12023): Found entity 1: lutsin_block File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutsin_block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/lutcos_block.vhd
    Info (12022): Found design unit 1: lutcos_block-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutcos_block.vhd Line: 14
    Info (12023): Found entity 1: lutcos_block File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/lutcos_block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/framingv2.vhd
    Info (12022): Found design unit 1: Framingv2-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Framingv2.vhd Line: 38
    Info (12023): Found entity 1: Framingv2 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Framingv2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/flaggingv2.vhd
    Info (12022): Found design unit 1: flaggingv2-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd Line: 27
    Info (12023): Found entity 1: flaggingv2 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/dec_control.vhd
    Info (12022): Found design unit 1: dec_control-Behavioral File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/dec_control.vhd Line: 32
    Info (12023): Found entity 1: dec_control File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/dec_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/dtmfcorr.vhd
    Info (12022): Found design unit 1: DTMFcorr-rtl File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 49
    Info (12023): Found entity 1: DTMFcorr File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/i2c.vhd
    Info (12022): Found design unit 1: I2C-rtl File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/i2c.vhd Line: 20
    Info (12023): Found entity 1: i2c File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/i2c.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/dtmfcorr_v1/hdl/audio_interface.vhd
    Info (12022): Found design unit 1: Audio_interface-WM8731 File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd Line: 30
    Info (12023): Found entity 1: Audio_interface File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd
    Info (12022): Found design unit 1: fixed_pkg (ieee_proposed) File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd
    Info (12022): Found design unit 1: fixed_float_types (floatfixlib) File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file audiopll.vhd
    Info (12022): Found design unit 1: AudioPLL-rtl File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd Line: 19
    Info (12023): Found entity 1: AudioPLL File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v
    Info (12023): Found entity 1: AudioPLL_0002 File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v Line: 2
Info (12127): Elaborating entity "DTMFcorr" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DTMFcorr.vhd(52): object "Rin" assigned a value but never read File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at DTMFcorr.vhd(52): used implicit default value for signal "Lout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at DTMFcorr.vhd(52): used implicit default value for signal "Rout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at DTMFcorr.vhd(53): object "Rdone" assigned a value but never read File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at DTMFcorr.vhd(56): object "out_valid" assigned a value but never read File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at DTMFcorr.vhd(57): object "Aud_interface_ready" assigned a value but never read File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 57
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range File: C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd Line: 1472
Warning (10873): Using initial value X (don't care) for net "LEDR[9..1]" at DTMFcorr.vhd(27) File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
Info (12128): Elaborating entity "Audio_interface" for hierarchy "Audio_interface:Audio_interface" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 68
Info (12128): Elaborating entity "i2c" for hierarchy "Audio_interface:Audio_interface|i2c:I2C_controller" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd Line: 61
Info (12128): Elaborating entity "AudioPLL" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/Audio_interface.vhd Line: 166
Info (12128): Elaborating entity "AudioPLL_0002" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst" File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v Line: 85
Info (12133): Instantiated megafunction "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/AudioPLL/AudioPLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432203 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "toplevel_iq" for hierarchy "toplevel_iq:DTMF_corr" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 91
Info (12128): Elaborating entity "dec_control" for hierarchy "toplevel_iq:DTMF_corr|dec_control:cntrl_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 280
Info (12128): Elaborating entity "flaggingv2" for hierarchy "toplevel_iq:DTMF_corr|flaggingv2:flag_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 303
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Info (12128): Elaborating entity "markingv1" for hierarchy "toplevel_iq:DTMF_corr|markingv1:mark_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 322
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Info (12128): Elaborating entity "slidingv5" for hierarchy "toplevel_iq:DTMF_corr|slidingv5:batch_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 339
Info (12128): Elaborating entity "powercalcv1" for hierarchy "toplevel_iq:DTMF_corr|powercalcv1:powercalc" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 365
Info (12128): Elaborating entity "Framingv2" for hierarchy "toplevel_iq:DTMF_corr|Framingv2:framing" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 394
Info (12128): Elaborating entity "multv6" for hierarchy "toplevel_iq:DTMF_corr|multv6:mult_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 429
Info (12128): Elaborating entity "lutsin_block" for hierarchy "toplevel_iq:DTMF_corr|lutsin_block:lutsin_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 464
Info (12128): Elaborating entity "lutcos_block" for hierarchy "toplevel_iq:DTMF_corr|lutcos_block:lutcos_unit" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/toplevel_iq.vhd Line: 471
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "toplevel_iq:DTMF_corr|flaggingv2:flag_unit|Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd Line: 108
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "toplevel_iq:DTMF_corr|slidingv5:batch_unit|Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "toplevel_iq:DTMF_corr|multv6:mult_unit|Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd Line: 108
Info (12133): Instantiated megafunction "toplevel_iq:DTMF_corr|flaggingv2:flag_unit|lpm_divide:Mod0" with the following parameter: File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/flaggingv2.vhd Line: 108
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd Line: 88
Info (12133): Instantiated megafunction "toplevel_iq:DTMF_corr|slidingv5:batch_unit|lpm_divide:Mod0" with the following parameter: File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/slidingv5.vhd Line: 88
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd Line: 142
Info (12133): Instantiated megafunction "toplevel_iq:DTMF_corr|multv6:mult_unit|lpm_divide:Mod0" with the following parameter: File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/multv6.vhd Line: 142
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf
    Info (12023): Found entity 1: lpm_divide_05m File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/lpm_divide_05m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/sign_div_unsign_3nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: C:/Source Code TA/HDL/DTMFcorr_v1/quartus/db/alt_u_div_c2f.tdf Line: 22
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 32
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 34
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 31
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 32
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 27
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 16
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 21
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 21
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Source Code TA/HDL/DTMFcorr_v1/hdl/DTMFcorr.vhd Line: 24
Info (21057): Implemented 6235 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 6186 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4968 megabytes
    Info: Processing ended: Wed Jan 22 15:25:47 2025
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:00


