Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 21:10:26 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_module_timing_summary_routed.rpt -pb calculator_top_module_timing_summary_routed.pb -rpx calculator_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.260        0.000                      0                  441        0.167        0.000                      0                  441        4.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.260        0.000                      0                  357        0.167        0.000                      0                  357        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.228        0.000                      0                   84        0.460        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 5.482ns (71.087%)  route 2.230ns (28.913%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.527    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.850 r  subtractor_db/result_ff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.850    operations/result_ff_reg[15]_1[13]
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.435    14.776    operations/clk_IBUF_BUFG
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.109    15.110    operations/result_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 5.474ns (71.057%)  route 2.230ns (28.943%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.527    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.842 r  subtractor_db/result_ff_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.842    operations/result_ff_reg[15]_1[15]
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.435    14.776    operations/clk_IBUF_BUFG
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[15]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.109    15.110    operations/result_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 5.398ns (70.769%)  route 2.230ns (29.231%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.527    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.766 r  subtractor_db/result_ff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.766    operations/result_ff_reg[15]_1[14]
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.435    14.776    operations/clk_IBUF_BUFG
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.109    15.110    operations/result_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 5.378ns (70.692%)  route 2.230ns (29.308%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.527    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.746 r  subtractor_db/result_ff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.746    operations/result_ff_reg[15]_1[12]
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.435    14.776    operations/clk_IBUF_BUFG
    SLICE_X54Y24         FDCE                                         r  operations/result_ff_reg[12]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.109    15.110    operations/result_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.746    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 5.365ns (70.642%)  route 2.230ns (29.358%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.733 r  subtractor_db/result_ff_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.733    operations/result_ff_reg[15]_1[9]
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.437    14.778    operations/clk_IBUF_BUFG
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[9]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)        0.109    15.112    operations/result_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 5.357ns (70.611%)  route 2.230ns (29.389%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.725 r  subtractor_db/result_ff_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.725    operations/result_ff_reg[15]_1[11]
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.437    14.778    operations/clk_IBUF_BUFG
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)        0.109    15.112    operations/result_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 5.281ns (70.314%)  route 2.230ns (29.686%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.649 r  subtractor_db/result_ff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.649    operations/result_ff_reg[15]_1[10]
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.437    14.778    operations/clk_IBUF_BUFG
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[10]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)        0.109    15.112    operations/result_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 5.261ns (70.234%)  route 2.230ns (29.766%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.410    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.629 r  subtractor_db/result_ff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.629    operations/result_ff_reg[15]_1[8]
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.437    14.778    operations/clk_IBUF_BUFG
    SLICE_X54Y23         FDCE                                         r  operations/result_ff_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)        0.109    15.112    operations/result_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 5.248ns (70.183%)  route 2.230ns (29.817%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.616 r  subtractor_db/result_ff_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.616    operations/result_ff_reg[15]_1[5]
    SLICE_X54Y22         FDCE                                         r  operations/result_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.438    14.779    operations/clk_IBUF_BUFG
    SLICE_X54Y22         FDCE                                         r  operations/result_ff_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.109    15.113    operations/result_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 5.240ns (70.151%)  route 2.230ns (29.849%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.617     5.138    number_in_module/clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.825     6.420    operations/result_nxt0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    10.261 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.764    11.025    number_in_module/P[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.149 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.640    11.789    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.913 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    11.913    subtractor_db/S[2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.293 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.608 r  subtractor_db/result_ff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.608    operations/result_ff_reg[15]_1[7]
    SLICE_X54Y22         FDCE                                         r  operations/result_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.438    14.779    operations/clk_IBUF_BUFG
    SLICE_X54Y22         FDCE                                         r  operations/result_ff_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.109    15.113    operations/result_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/finished_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.553     1.436    number_in_module/clk_IBUF_BUFG
    SLICE_X55Y24         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  number_in_module/FSM_onehot_state_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     1.687    number_in_module/finished_nxt
    SLICE_X55Y23         FDCE                                         r  number_in_module/finished_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.822     1.949    number_in_module/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  number_in_module/finished_ff_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.070     1.520    number_in_module/finished_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.979%)  route 0.120ns (46.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.581     1.464    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y24         FDPE                                         r  number_in_module/FSM_onehot_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  number_in_module/FSM_onehot_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.120     1.725    number_in_module/FSM_onehot_state_ff_reg_n_0_[0]
    SLICE_X61Y23         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.849     1.976    number_in_module/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.070     1.548    number_in_module/FSM_onehot_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 operations/indicators_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.584     1.467    operations/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  operations/indicators_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  operations/indicators_reg[3]/Q
                         net (fo=17, routed)          0.098     1.706    operations/indicators_reg[4]_0[3]
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.751 r  operations/result[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    sseg_setter/result_reg[1]_0
    SLICE_X59Y21         FDSE                                         r  sseg_setter/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.852     1.979    sseg_setter/clk_IBUF_BUFG
    SLICE_X59Y21         FDSE                                         r  sseg_setter/result_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDSE (Hold_fdse_C_D)         0.091     1.571    sseg_setter/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mult_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.562     1.445    mult_db/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  mult_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mult_db/count_reg[18]/Q
                         net (fo=5, routed)           0.085     1.694    mult_db/count_reg[18]
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.739 r  mult_db/button_db_i_1__3/O
                         net (fo=1, routed)           0.000     1.739    mult_db/button_db_i_1__3_n_0
    SLICE_X51Y14         FDRE                                         r  mult_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  mult_db/button_db_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.091     1.549    mult_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 adder_db/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.562     1.445    adder_db/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  adder_db/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adder_db/count_reg[17]/Q
                         net (fo=5, routed)           0.174     1.760    adder_db/count_reg[17]
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  adder_db/button_db_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    adder_db/button_db_i_1__0_n_0
    SLICE_X56Y17         FDRE                                         r  adder_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    adder_db/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  adder_db/button_db_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y17         FDRE (Hold_fdre_C_D)         0.120     1.578    adder_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adder_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.049%)  route 0.067ns (19.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.562     1.445    adder_db/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  adder_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adder_db/count_reg[18]/Q
                         net (fo=5, routed)           0.067     1.653    adder_db/count_reg[18]
    SLICE_X57Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.780 r  adder_db/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.780    adder_db/count_reg[16]_i_1__1_n_4
    SLICE_X57Y17         FDRE                                         r  adder_db/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    adder_db/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  adder_db/count_reg[19]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.105     1.550    adder_db/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adder_db/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.564     1.447    adder_db/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  adder_db/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  adder_db/count_reg[10]/Q
                         net (fo=6, routed)           0.067     1.655    adder_db/count_reg[10]
    SLICE_X57Y15         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.782 r  adder_db/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.782    adder_db/count_reg[8]_i_1__1_n_4
    SLICE_X57Y15         FDRE                                         r  adder_db/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    adder_db/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  adder_db/count_reg[11]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.105     1.552    adder_db/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 adder_db/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.754%)  route 0.068ns (20.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.564     1.447    adder_db/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  adder_db/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  adder_db/count_reg[6]/Q
                         net (fo=5, routed)           0.068     1.656    adder_db/count_reg[6]
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.783 r  adder_db/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.783    adder_db/count_reg[4]_i_1__1_n_4
    SLICE_X57Y14         FDRE                                         r  adder_db/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    adder_db/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  adder_db/count_reg[7]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.105     1.552    adder_db/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 subtractor_db/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.886%)  route 0.187ns (50.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    subtractor_db/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  subtractor_db/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  subtractor_db/count_reg[19]/Q
                         net (fo=5, routed)           0.187     1.769    subtractor_db/count_reg[19]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  subtractor_db/button_db_i_1/O
                         net (fo=1, routed)           0.000     1.814    subtractor_db/button_db_i_1_n_0
    SLICE_X52Y18         FDRE                                         r  subtractor_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.828     1.955    subtractor_db/clk_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  subtractor_db/button_db_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     1.576    subtractor_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 enter_db/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.562     1.445    enter_db/clk_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  enter_db/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  enter_db/count_reg[12]/Q
                         net (fo=5, routed)           0.079     1.688    enter_db/count_reg[12]
    SLICE_X52Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.817 r  enter_db/count_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.817    enter_db/count_reg[12]_i_1__3_n_6
    SLICE_X52Y14         FDRE                                         r  enter_db/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    enter_db/clk_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  enter_db/count_reg[13]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    enter_db/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   adder_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   adder_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   adder_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y12   reset_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   reset_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   reset_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   adder_db/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   adder_db/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   adder_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   adder_db/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   reset_db/button_db_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   reset_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   reset_db/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   adder_db/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   adder_db/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   adder_db/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   adder_db/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   adder_db/button_db_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   adder_db/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   adder_db/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   adder_db/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   adder_db/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   sseg_display/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   sseg_display/refresh_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   enter_db/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   sseg_display/refresh_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   sseg_display/refresh_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.456ns (13.617%)  route 2.893ns (86.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.893     8.436    number_in_module/reset_btn_db
    SLICE_X59Y23         FDCE                                         f  number_in_module/second_ff_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  number_in_module/second_ff_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    number_in_module/second_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.456ns (14.175%)  route 2.761ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.761     8.304    number_in_module/reset_btn_db
    SLICE_X61Y23         FDCE                                         f  number_in_module/FSM_onehot_state_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    number_in_module/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    number_in_module/FSM_onehot_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.456ns (14.175%)  route 2.761ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.761     8.304    number_in_module/reset_btn_db
    SLICE_X61Y23         FDCE                                         f  number_in_module/FSM_onehot_state_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    number_in_module/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    number_in_module/FSM_onehot_state_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.456ns (14.165%)  route 2.763ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.763     8.306    sseg_display/reset_btn_db
    SLICE_X61Y17         FDCE                                         f  sseg_display/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  sseg_display/refresh_counter_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.671    sseg_display/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.456ns (14.165%)  route 2.763ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.763     8.306    sseg_display/reset_btn_db
    SLICE_X61Y17         FDCE                                         f  sseg_display/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  sseg_display/refresh_counter_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.671    sseg_display/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.456ns (14.165%)  route 2.763ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.763     8.306    sseg_display/reset_btn_db
    SLICE_X61Y17         FDCE                                         f  sseg_display/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  sseg_display/refresh_counter_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.671    sseg_display/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.456ns (14.165%)  route 2.763ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.763     8.306    sseg_display/reset_btn_db
    SLICE_X61Y17         FDCE                                         f  sseg_display/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  sseg_display/refresh_counter_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.671    sseg_display/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.582%)  route 2.671ns (85.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.671     8.214    sseg_display/reset_btn_db
    SLICE_X61Y18         FDCE                                         f  sseg_display/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.508    14.849    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  sseg_display/refresh_counter_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    sseg_display/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.582%)  route 2.671ns (85.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.671     8.214    sseg_display/reset_btn_db
    SLICE_X61Y18         FDCE                                         f  sseg_display/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.508    14.849    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  sseg_display/refresh_counter_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    sseg_display/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.582%)  route 2.671ns (85.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.566     5.087    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.671     8.214    sseg_display/reset_btn_db
    SLICE_X61Y18         FDCE                                         f  sseg_display/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.508    14.849    sseg_display/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  sseg_display/refresh_counter_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    sseg_display/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.869%)  route 0.241ns (63.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.241     1.829    mult_db/reset_btn_db
    SLICE_X49Y13         FDCE                                         f  mult_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    mult_db/clk_IBUF_BUFG
    SLICE_X49Y13         FDCE                                         r  mult_db/button_ff1_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    mult_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.869%)  route 0.241ns (63.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.241     1.829    mult_db/reset_btn_db
    SLICE_X49Y13         FDCE                                         f  mult_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    mult_db/clk_IBUF_BUFG
    SLICE_X49Y13         FDCE                                         r  mult_db/button_ff2_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    mult_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.245     1.832    enter_db/reset_btn_db
    SLICE_X49Y14         FDCE                                         f  enter_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    enter_db/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  enter_db/button_ff1_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    enter_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.245     1.832    enter_db/reset_btn_db
    SLICE_X49Y14         FDCE                                         f  enter_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    enter_db/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.245     1.832    reset_db/reset_btn_db
    SLICE_X49Y14         FDCE                                         f  reset_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    reset_db/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  reset_db/button_ff1_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    reset_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.245     1.832    reset_db/reset_btn_db
    SLICE_X49Y14         FDCE                                         f  reset_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    reset_db/clk_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.348%)  route 0.415ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.415     2.002    adder_db/reset_btn_db
    SLICE_X56Y15         FDCE                                         f  adder_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    adder_db/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  adder_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    adder_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.348%)  route 0.415ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.415     2.002    adder_db/reset_btn_db
    SLICE_X56Y15         FDCE                                         f  adder_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.831     1.958    adder_db/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  adder_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    adder_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.760%)  route 0.428ns (75.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.428     2.016    subtractor_db/reset_btn_db
    SLICE_X50Y17         FDCE                                         f  subtractor_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    subtractor_db/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  subtractor_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    subtractor_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.760%)  route 0.428ns (75.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.428     2.016    subtractor_db/reset_btn_db
    SLICE_X50Y17         FDCE                                         f  subtractor_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    subtractor_db/clk_IBUF_BUFG
    SLICE_X50Y17         FDCE                                         r  subtractor_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    subtractor_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.604    





