{
  "module_name": "extended.json",
  "hash_id": "2c93648ff3e10155aeb724c203180f2f6c3c3155dc706455952a558a945a0ca4",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_z14/extended.json",
  "human_readable_source": "[\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"128\",\n\t\t\"EventName\": \"L1D_RO_EXCL_WRITES\",\n\t\t\"BriefDescription\": \"L1D Read-only Exclusive Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"129\",\n\t\t\"EventName\": \"DTLB2_WRITES\",\n\t\t\"BriefDescription\": \"DTLB2 Writes\",\n\t\t\"PublicDescription\": \"A translation has been written into The Translation Lookaside Buffer 2 (TLB2) and the request was made by the data cache. This is a replacement for what was provided for the DTLB on prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"130\",\n\t\t\"EventName\": \"DTLB2_MISSES\",\n\t\t\"BriefDescription\": \"DTLB2 Misses\",\n\t\t\"PublicDescription\": \"A TLB2 miss is in progress for a request made by the data cache. Incremented by one for every TLB2 miss in progress for the Level-1 Data cache on this cycle. This is a replacement for what was provided for the DTLB on prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"131\",\n\t\t\"EventName\": \"DTLB2_HPAGE_WRITES\",\n\t\t\"BriefDescription\": \"DTLB2 One-Megabyte Page Writes\",\n\t\t\"PublicDescription\": \"A translation entry was written into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page or a Last Host Translation was done.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"132\",\n\t\t\"EventName\": \"DTLB2_GPAGE_WRITES\",\n\t\t\"BriefDescription\": \"DTLB2 Two-Gigabyte Page Writes\",\n\t\t\"PublicDescription\": \"A translation entry for a two-gigabyte page was written into the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"133\",\n\t\t\"EventName\": \"L1D_L2D_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D L2D Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the Level-2 Data cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"134\",\n\t\t\"EventName\": \"ITLB2_WRITES\",\n\t\t\"BriefDescription\": \"ITLB2 Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written into the Translation Lookaside Buffer 2 (TLB2) and the request was made by the instruction cache. This is a replacement for what was provided for the ITLB on prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"135\",\n\t\t\"EventName\": \"ITLB2_MISSES\",\n\t\t\"BriefDescription\": \"ITLB2 Misses\",\n\t\t\"PublicDescription\": \"A TLB2 miss is in progress for a request made by the instruction cache. Incremented by one for every TLB2 miss in progress for the Level-1 Instruction cache in a cycle. This is a replacement for what was provided for the ITLB on prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"136\",\n\t\t\"EventName\": \"L1I_L2I_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I L2I Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from the Level-2 Instruction cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"137\",\n\t\t\"EventName\": \"TLB2_PTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 PTE Writes\",\n\t\t\"PublicDescription\": \"A translation entry was written into the Page Table Entry array in the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"138\",\n\t\t\"EventName\": \"TLB2_CRSTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 CRSTE Writes\",\n\t\t\"PublicDescription\": \"Translation entries were written into the Combined Region and Segment Table Entry array and the Page Table Entry array in the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"139\",\n\t\t\"EventName\": \"TLB2_ENGINES_BUSY\",\n\t\t\"BriefDescription\": \"TLB2 Engines Busy\",\n\t\t\"PublicDescription\": \"The number of Level-2 TLB translation engines busy in a cycle.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"140\",\n\t\t\"EventName\": \"TX_C_TEND\",\n\t\t\"BriefDescription\": \"Completed TEND instructions in constrained TX mode\",\n\t\t\"PublicDescription\": \"A TEND instruction has completed in a constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"141\",\n\t\t\"EventName\": \"TX_NC_TEND\",\n\t\t\"BriefDescription\": \"Completed TEND instructions in non-constrained TX mode\",\n\t\t\"PublicDescription\": \"A TEND instruction has completed in a non-constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"143\",\n\t\t\"EventName\": \"L1C_TLB2_MISSES\",\n\t\t\"BriefDescription\": \"L1C TLB2 Misses\",\n\t\t\"PublicDescription\": \"Increments by one for any cycle where a level-1 cache or level-2 TLB miss is in progress.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"144\",\n\t\t\"EventName\": \"L1D_ONCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"145\",\n\t\t\"EventName\": \"L1D_ONCHIP_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Chip Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Chip memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"146\",\n\t\t\"EventName\": \"L1D_ONCHIP_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1D On-Chip L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"147\",\n\t\t\"EventName\": \"L1D_ONCLUSTER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Cluster L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Cluster Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"148\",\n\t\t\"EventName\": \"L1D_ONCLUSTER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Cluster Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Cluster memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"149\",\n\t\t\"EventName\": \"L1D_ONCLUSTER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1D On-Cluster L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Cluster Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"150\",\n\t\t\"EventName\": \"L1D_OFFCLUSTER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Cluster L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off-Cluster Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"151\",\n\t\t\"EventName\": \"L1D_OFFCLUSTER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Cluster Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from Off-Cluster memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"152\",\n\t\t\"EventName\": \"L1D_OFFCLUSTER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1D Off-Cluster L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off-Cluster Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"153\",\n\t\t\"EventName\": \"L1D_OFFDRAWER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Drawer L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off-Drawer Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"154\",\n\t\t\"EventName\": \"L1D_OFFDRAWER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Drawer Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from Off-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"155\",\n\t\t\"EventName\": \"L1D_OFFDRAWER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1D Off-Drawer L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off-Drawer Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"156\",\n\t\t\"EventName\": \"L1D_ONDRAWER_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D On-Drawer L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Drawer Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"157\",\n\t\t\"EventName\": \"L1D_OFFDRAWER_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1D Off-Drawer L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from Off-Drawer Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"158\",\n\t\t\"EventName\": \"L1D_ONCHIP_L3_SOURCED_WRITES_RO\",\n\t\t\"BriefDescription\": \"L1D On-Chip L3 Sourced Writes read-only\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Chip L3 but a read-only invalidate was done to remove other copies of the cache line.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"162\",\n\t\t\"EventName\": \"L1I_ONCHIP_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Chip L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache ine was sourced from an On-Chip Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"163\",\n\t\t\"EventName\": \"L1I_ONCHIP_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Chip Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache ine was sourced from On-Chip memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"164\",\n\t\t\"EventName\": \"L1I_ONCHIP_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1I On-Chip L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache ine was sourced from an On-Chip Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"165\",\n\t\t\"EventName\": \"L1I_ONCLUSTER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Cluster L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Cluster Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"166\",\n\t\t\"EventName\": \"L1I_ONCLUSTER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Cluster Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Cluster memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"167\",\n\t\t\"EventName\": \"L1I_ONCLUSTER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1I On-Cluster L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from On-Cluster Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"168\",\n\t\t\"EventName\": \"L1I_OFFCLUSTER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Cluster L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off-Cluster Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"169\",\n\t\t\"EventName\": \"L1I_OFFCLUSTER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Cluster Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from Off-Cluster memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"170\",\n\t\t\"EventName\": \"L1I_OFFCLUSTER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1I Off-Cluster L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off-Cluster Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"171\",\n\t\t\"EventName\": \"L1I_OFFDRAWER_L3_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Drawer L3 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off-Drawer Level-3 cache without intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"172\",\n\t\t\"EventName\": \"L1I_OFFDRAWER_MEMORY_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Drawer Memory Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from Off-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"173\",\n\t\t\"EventName\": \"L1I_OFFDRAWER_L3_SOURCED_WRITES_IV\",\n\t\t\"BriefDescription\": \"L1I Off-Drawer L3 Sourced Writes with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off-Drawer Level-3 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"174\",\n\t\t\"EventName\": \"L1I_ONDRAWER_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I On-Drawer L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from On-Drawer Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"175\",\n\t\t\"EventName\": \"L1I_OFFDRAWER_L4_SOURCED_WRITES\",\n\t\t\"BriefDescription\": \"L1I Off-Drawer L4 Sourced Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from Off-Drawer Level-4 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"224\",\n\t\t\"EventName\": \"BCD_DFP_EXECUTION_SLOTS\",\n\t\t\"BriefDescription\": \"BCD DFP Execution Slots\",\n\t\t\"PublicDescription\": \"Count of floating point execution slots used for finished Binary Coded Decimal to Decimal Floating Point conversions. Instructions: CDZT, CXZT, CZDT, CZXT.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"225\",\n\t\t\"EventName\": \"VX_BCD_EXECUTION_SLOTS\",\n\t\t\"BriefDescription\": \"VX BCD Execution Slots\",\n\t\t\"PublicDescription\": \"Count of floating point execution slots used for finished vector arithmetic Binary Coded Decimal instructions. Instructions: VAP, VSP, VMPVMSP, VDP, VSDP, VRP, VLIP, VSRP, VPSOPVCP, VTP, VPKZ, VUPKZ, VCVB, VCVBG, VCVDVCVDG.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"226\",\n\t\t\"EventName\": \"DECIMAL_INSTRUCTIONS\",\n\t\t\"BriefDescription\": \"Decimal Instructions\",\n\t\t\"PublicDescription\": \"Decimal instructions dispatched. Instructions: CVB, CVD, AP, CP, DP, ED, EDMK, MP, SRP, SP, ZAP.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"232\",\n\t\t\"EventName\": \"LAST_HOST_TRANSLATIONS\",\n\t\t\"BriefDescription\": \"Last host translation done\",\n\t\t\"PublicDescription\": \"Last Host Translation done.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"243\",\n\t\t\"EventName\": \"TX_NC_TABORT\",\n\t\t\"BriefDescription\": \"Aborted transactions in non-constrained TX mode\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a non-constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"244\",\n\t\t\"EventName\": \"TX_C_TABORT_NO_SPECIAL\",\n\t\t\"BriefDescription\": \"Aborted transactions in constrained TX mode not using special completion logic\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a constrained transactional-execution mode and the CPU is not using any special logic to allow the transaction to complete.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"245\",\n\t\t\"EventName\": \"TX_C_TABORT_SPECIAL\",\n\t\t\"BriefDescription\": \"Aborted transactions in constrained TX mode using special completion logic\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a constrained transactional-execution mode and the CPU is using special logic to allow the transaction to complete.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"448\",\n\t\t\"EventName\": \"MT_DIAG_CYCLES_ONE_THR_ACTIVE\",\n\t\t\"BriefDescription\": \"Cycle count with one thread active\",\n\t\t\"PublicDescription\": \"Cycle count with one thread active\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"449\",\n\t\t\"EventName\": \"MT_DIAG_CYCLES_TWO_THR_ACTIVE\",\n\t\t\"BriefDescription\": \"Cycle count with two threads active\",\n\t\t\"PublicDescription\": \"Cycle count with two threads active\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}