// Seed: 1930164942
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign id_6 = id_6;
  assign id_5 = 1;
  wire id_8;
  id_9 :
  assert property (@(posedge 1) 1)
  else;
  assign id_3 = (id_1);
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  assign id_3 = id_6;
endmodule
