vendor_name = ModelSim
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux16x1_1bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Right_Shifter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Left_Shifter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/cinext.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/ALU.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/abext.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Tri_State_Gate_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Program_Counter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux4x1_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux2x1_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Inst_Reg.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/FlipflopD.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Decoder_4x16.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Adder_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Adder_1bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Adder_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Inst_Reg.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux2x1_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux4x1_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Reg_File.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Reg.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/FlipFlopD.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux16x1_1bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Right_Shifter.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Left_Shifter.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/db/Processor_16_Inst.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Right_Shifter
instance = comp, \m|O~1 , m|O~1, Right_Shifter, 1
instance = comp, \m|O~7 , m|O~7, Right_Shifter, 1
instance = comp, \m|O~10 , m|O~10, Right_Shifter, 1
instance = comp, \inst:2:m|O~12 , \inst:2:m|O~12, Right_Shifter, 1
instance = comp, \inst:1:m|O~21 , \inst:1:m|O~21, Right_Shifter, 1
instance = comp, \inst:1:m|O~7 , \inst:1:m|O~7, Right_Shifter, 1
instance = comp, \inst:2:m|O~3 , \inst:2:m|O~3, Right_Shifter, 1
instance = comp, \inst:3:m|O~4 , \inst:3:m|O~4, Right_Shifter, 1
instance = comp, \inst:4:m|O~4 , \inst:4:m|O~4, Right_Shifter, 1
instance = comp, \I[0]~I , I[0], Right_Shifter, 1
instance = comp, \I[7]~I , I[7], Right_Shifter, 1
instance = comp, \S[1]~I , S[1], Right_Shifter, 1
instance = comp, \S[3]~I , S[3], Right_Shifter, 1
instance = comp, \m|O~2 , m|O~2, Right_Shifter, 1
instance = comp, \m|O~3 , m|O~3, Right_Shifter, 1
instance = comp, \m|O~4 , m|O~4, Right_Shifter, 1
instance = comp, \I[11]~I , I[11], Right_Shifter, 1
instance = comp, \S[2]~I , S[2], Right_Shifter, 1
instance = comp, \m|O~16 , m|O~16, Right_Shifter, 1
instance = comp, \m|O~5 , m|O~5, Right_Shifter, 1
instance = comp, \m|O~6 , m|O~6, Right_Shifter, 1
instance = comp, \I[15]~I , I[15], Right_Shifter, 1
instance = comp, \I[13]~I , I[13], Right_Shifter, 1
instance = comp, \m|O~8 , m|O~8, Right_Shifter, 1
instance = comp, \m|O~9 , m|O~9, Right_Shifter, 1
instance = comp, \I[6]~I , I[6], Right_Shifter, 1
instance = comp, \I[4]~I , I[4], Right_Shifter, 1
instance = comp, \m|O~11 , m|O~11, Right_Shifter, 1
instance = comp, \I[10]~I , I[10], Right_Shifter, 1
instance = comp, \I[8]~I , I[8], Right_Shifter, 1
instance = comp, \m|O~12 , m|O~12, Right_Shifter, 1
instance = comp, \I[14]~I , I[14], Right_Shifter, 1
instance = comp, \I[12]~I , I[12], Right_Shifter, 1
instance = comp, \m|O~13 , m|O~13, Right_Shifter, 1
instance = comp, \m|O~14 , m|O~14, Right_Shifter, 1
instance = comp, \S[0]~I , S[0], Right_Shifter, 1
instance = comp, \m|O~15 , m|O~15, Right_Shifter, 1
instance = comp, \inst:2:m|O~6 , \inst:2:m|O~6, Right_Shifter, 1
instance = comp, \m|O~17 , m|O~17, Right_Shifter, 1
instance = comp, \inst:2:m|O~7 , \inst:2:m|O~7, Right_Shifter, 1
instance = comp, \inst:1:m|O~10 , \inst:1:m|O~10, Right_Shifter, 1
instance = comp, \inst:1:m|O~11 , \inst:1:m|O~11, Right_Shifter, 1
instance = comp, \inst:1:m|O~12 , \inst:1:m|O~12, Right_Shifter, 1
instance = comp, \inst:1:m|O~13 , \inst:1:m|O~13, Right_Shifter, 1
instance = comp, \inst:1:m|O~22 , \inst:1:m|O~22, Right_Shifter, 1
instance = comp, \I[5]~I , I[5], Right_Shifter, 1
instance = comp, \inst:3:m|O~9 , \inst:3:m|O~9, Right_Shifter, 1
instance = comp, \I[3]~I , I[3], Right_Shifter, 1
instance = comp, \inst:1:m|O~16 , \inst:1:m|O~16, Right_Shifter, 1
instance = comp, \inst:1:m|O~17 , \inst:1:m|O~17, Right_Shifter, 1
instance = comp, \inst:13:m|O~0 , \inst:13:m|O~0, Right_Shifter, 1
instance = comp, \I[1]~I , I[1], Right_Shifter, 1
instance = comp, \inst:1:m|O~18 , \inst:1:m|O~18, Right_Shifter, 1
instance = comp, \inst:1:m|O~19 , \inst:1:m|O~19, Right_Shifter, 1
instance = comp, \inst:1:m|O~20 , \inst:1:m|O~20, Right_Shifter, 1
instance = comp, \inst:2:m|O~8 , \inst:2:m|O~8, Right_Shifter, 1
instance = comp, \inst:2:m|O~9 , \inst:2:m|O~9, Right_Shifter, 1
instance = comp, \inst:2:m|O~10 , \inst:2:m|O~10, Right_Shifter, 1
instance = comp, \inst:2:m|O~11 , \inst:2:m|O~11, Right_Shifter, 1
instance = comp, \inst:2:m|O~17 , \inst:2:m|O~17, Right_Shifter, 1
instance = comp, \I[2]~I , I[2], Right_Shifter, 1
instance = comp, \inst:2:m|O~13 , \inst:2:m|O~13, Right_Shifter, 1
instance = comp, \m|O~0 , m|O~0, Right_Shifter, 1
instance = comp, \inst:2:m|O~14 , \inst:2:m|O~14, Right_Shifter, 1
instance = comp, \inst:2:m|O~15 , \inst:2:m|O~15, Right_Shifter, 1
instance = comp, \inst:2:m|O~16 , \inst:2:m|O~16, Right_Shifter, 1
instance = comp, \inst:15:m|O~4 , \inst:15:m|O~4, Right_Shifter, 1
instance = comp, \inst:3:m|O~10 , \inst:3:m|O~10, Right_Shifter, 1
instance = comp, \inst:3:m|O~15 , \inst:3:m|O~15, Right_Shifter, 1
instance = comp, \inst:3:m|O~11 , \inst:3:m|O~11, Right_Shifter, 1
instance = comp, \inst:4:m|O~9 , \inst:4:m|O~9, Right_Shifter, 1
instance = comp, \inst:4:m|O~10 , \inst:4:m|O~10, Right_Shifter, 1
instance = comp, \inst:3:m|O~12 , \inst:3:m|O~12, Right_Shifter, 1
instance = comp, \inst:3:m|O~13 , \inst:3:m|O~13, Right_Shifter, 1
instance = comp, \inst:3:m|O~14 , \inst:3:m|O~14, Right_Shifter, 1
instance = comp, \inst:4:m|O~11 , \inst:4:m|O~11, Right_Shifter, 1
instance = comp, \inst:4:m|O~12 , \inst:4:m|O~12, Right_Shifter, 1
instance = comp, \inst:4:m|O~16 , \inst:4:m|O~16, Right_Shifter, 1
instance = comp, \inst:4:m|O~13 , \inst:4:m|O~13, Right_Shifter, 1
instance = comp, \I[9]~I , I[9], Right_Shifter, 1
instance = comp, \inst:4:m|O~14 , \inst:4:m|O~14, Right_Shifter, 1
instance = comp, \inst:4:m|O~15 , \inst:4:m|O~15, Right_Shifter, 1
instance = comp, \inst:13:m|O~1 , \inst:13:m|O~1, Right_Shifter, 1
instance = comp, \inst:5:m|O~0 , \inst:5:m|O~0, Right_Shifter, 1
instance = comp, \inst:5:m|O~1 , \inst:5:m|O~1, Right_Shifter, 1
instance = comp, \inst:5:m|O~2 , \inst:5:m|O~2, Right_Shifter, 1
instance = comp, \inst:5:m|O~3 , \inst:5:m|O~3, Right_Shifter, 1
instance = comp, \inst:5:m|O~4 , \inst:5:m|O~4, Right_Shifter, 1
instance = comp, \inst:1:m|O~14 , \inst:1:m|O~14, Right_Shifter, 1
instance = comp, \inst:1:m|O~15 , \inst:1:m|O~15, Right_Shifter, 1
instance = comp, \inst:5:m|O~5 , \inst:5:m|O~5, Right_Shifter, 1
instance = comp, \inst:5:m|O~6 , \inst:5:m|O~6, Right_Shifter, 1
instance = comp, \inst:8:m|O~0 , \inst:8:m|O~0, Right_Shifter, 1
instance = comp, \inst:6:m|O~0 , \inst:6:m|O~0, Right_Shifter, 1
instance = comp, \inst:10:m|O~0 , \inst:10:m|O~0, Right_Shifter, 1
instance = comp, \inst:6:m|O~1 , \inst:6:m|O~1, Right_Shifter, 1
instance = comp, \inst:6:m|O~2 , \inst:6:m|O~2, Right_Shifter, 1
instance = comp, \inst:12:m|O~0 , \inst:12:m|O~0, Right_Shifter, 1
instance = comp, \inst:6:m|O~3 , \inst:6:m|O~3, Right_Shifter, 1
instance = comp, \inst:7:m|O~0 , \inst:7:m|O~0, Right_Shifter, 1
instance = comp, \inst:7:m|O~1 , \inst:7:m|O~1, Right_Shifter, 1
instance = comp, \inst:9:m|O~0 , \inst:9:m|O~0, Right_Shifter, 1
instance = comp, \inst:7:m|O~2 , \inst:7:m|O~2, Right_Shifter, 1
instance = comp, \inst:7:m|O~3 , \inst:7:m|O~3, Right_Shifter, 1
instance = comp, \inst:7:m|O~4 , \inst:7:m|O~4, Right_Shifter, 1
instance = comp, \inst:7:m|O~5 , \inst:7:m|O~5, Right_Shifter, 1
instance = comp, \inst:8:m|O~1 , \inst:8:m|O~1, Right_Shifter, 1
instance = comp, \inst:8:m|O~2 , \inst:8:m|O~2, Right_Shifter, 1
instance = comp, \inst:8:m|O~3 , \inst:8:m|O~3, Right_Shifter, 1
instance = comp, \inst:9:m|O~1 , \inst:9:m|O~1, Right_Shifter, 1
instance = comp, \inst:13:m|O~2 , \inst:13:m|O~2, Right_Shifter, 1
instance = comp, \inst:9:m|O~2 , \inst:9:m|O~2, Right_Shifter, 1
instance = comp, \inst:9:m|O~3 , \inst:9:m|O~3, Right_Shifter, 1
instance = comp, \inst:10:m|O~1 , \inst:10:m|O~1, Right_Shifter, 1
instance = comp, \inst:10:m|O~2 , \inst:10:m|O~2, Right_Shifter, 1
instance = comp, \inst:11:m|O~6 , \inst:11:m|O~6, Right_Shifter, 1
instance = comp, \inst:11:m|O~4 , \inst:11:m|O~4, Right_Shifter, 1
instance = comp, \inst:11:m|O~5 , \inst:11:m|O~5, Right_Shifter, 1
instance = comp, \inst:12:m|O~1 , \inst:12:m|O~1, Right_Shifter, 1
instance = comp, \inst:13:m|O~3 , \inst:13:m|O~3, Right_Shifter, 1
instance = comp, \inst:14:m|O~4 , \inst:14:m|O~4, Right_Shifter, 1
instance = comp, \inst:15:m|O~5 , \inst:15:m|O~5, Right_Shifter, 1
instance = comp, \O[0]~I , O[0], Right_Shifter, 1
instance = comp, \O[1]~I , O[1], Right_Shifter, 1
instance = comp, \O[2]~I , O[2], Right_Shifter, 1
instance = comp, \O[3]~I , O[3], Right_Shifter, 1
instance = comp, \O[4]~I , O[4], Right_Shifter, 1
instance = comp, \O[5]~I , O[5], Right_Shifter, 1
instance = comp, \O[6]~I , O[6], Right_Shifter, 1
instance = comp, \O[7]~I , O[7], Right_Shifter, 1
instance = comp, \O[8]~I , O[8], Right_Shifter, 1
instance = comp, \O[9]~I , O[9], Right_Shifter, 1
instance = comp, \O[10]~I , O[10], Right_Shifter, 1
instance = comp, \O[11]~I , O[11], Right_Shifter, 1
instance = comp, \O[12]~I , O[12], Right_Shifter, 1
instance = comp, \O[13]~I , O[13], Right_Shifter, 1
instance = comp, \O[14]~I , O[14], Right_Shifter, 1
instance = comp, \O[15]~I , O[15], Right_Shifter, 1
