# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ACA_Lab_Assignment2.srcs/sources_1/new/Full_Adder.v" \
"../../../../ACA_Lab_Assignment2.srcs/sim_1/new/tb_full_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
