================================================================================
 MicroTESK RISC-V Builds
================================================================================

--------------------------------------------------------------------------------
 2017/11/23 - 2018/MM/DD
--------------------------------------------------------------------------------

 2018/05/05 MicroTESK RISC-V 0.0.3

 - Specifications: System registers and system instructions
 - Specifications: Bug fixes and improvements
 - Test templates: Automatically generated test templates
 - Test templates: BPU test templates that use the Branch engine
 - Test templates: Libraries to describe initialization/finalization code
 - Test templates: Updated linker settings
 - Test templates: Test templates to validate user-level instructions
 - Tool Functions: Support for global labels, numeric labels, and weak symbols
 - Tool Functions: Test data iterator functionality
 - Tool Functions: Support for automated generation of test templates
 - Tests: Test suite uses QEMU for RISC-V 0.2.1
 - Tests: Test suite uses Spike (RISC-V ISA Simulator)
 - Tests: Trace Matcher 0.1.8 is applied

 2017/12/06 MicroTESK RISC-V 0.0.2

 - Specifications: New pseudo instructions for RV32I, RV32F, RV32D
 - Test Templates: 5 new test templates

 2017/11/23 MicroTESK RISC-V 0.0.1

 - Specifications: Instruction set of RISC-V: RV32I, RV64I,
                                              RV32M, RV64M,
                                              RV32A, RV64A,
                                              RV32F, RV64F,
                                              RV32D, RV64D
 - Test Templates: 20 test templates
