// Seed: 1554910020
module module_0 (
    output tri1 module_0,
    input tri id_1,
    output supply1 id_2
);
  logic [7:0] id_4;
  assign module_1.id_11 = 0;
  assign id_4[1] = id_4;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    output uwire id_7,
    input wor id_8,
    output tri id_9,
    input supply1 id_10,
    output uwire id_11
);
  assign id_6 = !id_3;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_9
  );
endmodule
