5 14 fd81 3 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (real1.vcd) 2 -o (real1.cdd) 2 -v (real1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real1.v 1 18 1 
2 1 6 6 90009 1 1 1004 0 0 1 1 b
2 2 6 6 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 1a001c 1 0 1004 0 0 64 20 1 0.2
2 4 6 6 140016 1 0 1004 0 0 64 20 1 0.1
2 5 6 6 100016 1 1a 1004 3 4 64 22 0 0.200000
2 6 6 6 100010 1 1 1004 0 0 1 1 b
2 7 6 6 10001c 1 19 1004 5 6 64 22 0 0.200000
2 8 6 6 c000c 0 1 1410 0 0 64 37 a
2 9 6 6 c001c 1 37 16 7 8
1 a 1 3 1110006 1 0 63 0 64 53 0 0.200000
1 b 2 4 70006 1 0 0 0 1 17 0 1 0 0 0 0
4 2 1 9 0 2
4 9 6 2 2 2
3 1 main.u$0 "main.u$0" 0 real1.v 8 16 1 
