Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe --nodebug --prj mips.prj -o mips.exe mips_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\const.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\CTR.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\D2E.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\D_CMP.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\D_EXT.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\D_NPC.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\D_RF.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\E2M.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\E_ALU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\E_MDU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\F2D.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\F_IFU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\M2W.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\mips.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\mips_tb.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\M_CHK.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\M_DM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p6\cpu_beta_2(submit)\src\STL.v" into library work
