// Seed: 496462121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_2.id_8 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
endmodule
module module_1;
  logic id_1, id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    output supply0 id_8,
    input tri id_9,
    output tri id_10,
    output supply1 id_11
    , id_19,
    input wire id_12,
    input wire id_13,
    output tri1 id_14,
    output supply1 id_15,
    output tri1 id_16,
    input tri id_17
    , id_20
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19
  );
endmodule
