Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_062.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_062.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_059.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_059.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_057.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_057.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_055.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_055.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_053.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_053.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_052.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_052.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_050.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_050.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_049.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_049.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_047.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_047.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_045.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_045.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_044.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_044.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_042.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_042.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_041.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_041.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_037.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_037.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_036.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_036.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_035.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_035.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_034.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_034.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_032.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_032.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_031.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_031.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_029.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_029.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_028.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_028.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_027.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_027.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_026.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_026.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_024.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_024.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_022.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_022.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_021.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_021.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_020.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_020.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_016.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_016.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(318): conditional expression evaluates to a constant File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(328): conditional expression evaluates to a constant File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(338): conditional expression evaluates to a constant File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(682): conditional expression evaluates to a constant File: D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v Line: 682
