// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xdataflow_stalls_kernel.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XDataflow_stalls_kernel_CfgInitialize(XDataflow_stalls_kernel *InstancePtr, XDataflow_stalls_kernel_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XDataflow_stalls_kernel_Start(XDataflow_stalls_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL) & 0x80;
    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XDataflow_stalls_kernel_IsDone(XDataflow_stalls_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XDataflow_stalls_kernel_IsIdle(XDataflow_stalls_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XDataflow_stalls_kernel_IsReady(XDataflow_stalls_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XDataflow_stalls_kernel_EnableAutoRestart(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XDataflow_stalls_kernel_DisableAutoRestart(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_AP_CTRL, 0);
}

void XDataflow_stalls_kernel_Set_output_ddr0(XDataflow_stalls_kernel *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_OUTPUT_DDR0_DATA, (u32)(Data));
    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_OUTPUT_DDR0_DATA + 4, (u32)(Data >> 32));
}

u64 XDataflow_stalls_kernel_Get_output_ddr0(XDataflow_stalls_kernel *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_OUTPUT_DDR0_DATA);
    Data += (u64)XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_OUTPUT_DDR0_DATA + 4) << 32;
    return Data;
}

void XDataflow_stalls_kernel_Set_input_ddr0(XDataflow_stalls_kernel *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_INPUT_DDR0_DATA, (u32)(Data));
    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_INPUT_DDR0_DATA + 4, (u32)(Data >> 32));
}

u64 XDataflow_stalls_kernel_Get_input_ddr0(XDataflow_stalls_kernel *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_INPUT_DDR0_DATA);
    Data += (u64)XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_INPUT_DDR0_DATA + 4) << 32;
    return Data;
}

void XDataflow_stalls_kernel_Set_data_count(XDataflow_stalls_kernel *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_DATA_COUNT_DATA, Data);
}

u32 XDataflow_stalls_kernel_Get_data_count(XDataflow_stalls_kernel *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_DATA_COUNT_DATA);
    return Data;
}

void XDataflow_stalls_kernel_InterruptGlobalEnable(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_GIE, 1);
}

void XDataflow_stalls_kernel_InterruptGlobalDisable(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_GIE, 0);
}

void XDataflow_stalls_kernel_InterruptEnable(XDataflow_stalls_kernel *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_IER);
    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_IER, Register | Mask);
}

void XDataflow_stalls_kernel_InterruptDisable(XDataflow_stalls_kernel *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_IER);
    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_IER, Register & (~Mask));
}

void XDataflow_stalls_kernel_InterruptClear(XDataflow_stalls_kernel *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDataflow_stalls_kernel_WriteReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_ISR, Mask);
}

u32 XDataflow_stalls_kernel_InterruptGetEnabled(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_IER);
}

u32 XDataflow_stalls_kernel_InterruptGetStatus(XDataflow_stalls_kernel *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDataflow_stalls_kernel_ReadReg(InstancePtr->Control_BaseAddress, XDATAFLOW_STALLS_KERNEL_CONTROL_ADDR_ISR);
}

