

================================================================
== Synthesis Summary Report of 'conv_fprop2'
================================================================
+ General Information: 
    * Date:           Wed Mar 12 17:42:19 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        prj
    * Solution:       conv_fprop2_sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsvb3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                           Modules                           |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |          |             |            |     |
    |                           & Loops                           |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ conv_fprop2                                                |  Timing|  -0.57|        -|       -|         -|        -|     -|        no|     -|   82 (2%)|  11179 (~0%)|  9924 (~0%)|    -|
    | o VITIS_LOOP_144_1                                          |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|            -|           -|    -|
    |  + conv_fprop2_Pipeline_1                                   |       -|   0.41|        -|       -|         -|        -|     -|        no|     -|         -|     13 (~0%)|    86 (~0%)|    -|
    |   o Loop 1                                                  |       -|   2.41|        -|       -|         1|        1|     -|       yes|     -|         -|            -|           -|    -|
    |  + conv_fprop2_Pipeline_VITIS_LOOP_161_3                    |       -|   0.06|        -|       -|         -|        -|     -|        no|     -|   58 (1%)|   4653 (~0%)|  5251 (~0%)|    -|
    |   o VITIS_LOOP_161_3                                        |       -|   2.41|        -|       -|        80|        1|     -|       yes|     -|         -|            -|           -|    -|
    |  o VITIS_LOOP_147_2                                         |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|            -|           -|    -|
    |   o VITIS_LOOP_79_1                                         |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|            -|           -|    -|
    |    o VITIS_LOOP_81_2                                        |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|            -|           -|    -|
    |     + conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |  Timing|  -0.57|        -|       -|         -|        -|     -|        no|     -|  13 (~0%)|   1283 (~0%)|  2959 (~0%)|    -|
    |      o VITIS_LOOP_84_3_VITIS_LOOP_86_4                      |      II|   2.41|        -|       -|        23|        7|     -|       yes|     -|         -|            -|           -|    -|
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------------------+-----------+----------+
| Port                              | Direction | Bitwidth |
+-----------------------------------+-----------+----------+
| c3_conv_layer_kernel_address0     | out       | 11       |
| c3_conv_layer_kernel_q0           | in        | 3200     |
| c3_conv_layer_map_b_address0      | out       | 7        |
| c3_conv_layer_map_b_q0            | in        | 64       |
| c3_conv_layer_map_common_address0 | out       | 10       |
| c3_conv_layer_map_common_d0       | out       | 64       |
| c3_conv_layer_map_common_q0       | in        | 64       |
| c3_conv_layer_map_data_address0   | out       | 17       |
| c3_conv_layer_map_data_d0         | out       | 64       |
| c3_conv_layer_map_db_address0     | out       | 7        |
| c3_conv_layer_map_db_address1     | out       | 7        |
| c3_conv_layer_map_db_d0           | out       | 64       |
| c3_conv_layer_map_db_d1           | out       | 64       |
| c3_conv_layer_map_db_q0           | in        | 64       |
| c3_conv_layer_map_db_q1           | in        | 64       |
| c3_conv_layer_map_error_address0  | out       | 17       |
| c3_conv_layer_map_error_address1  | out       | 17       |
| c3_conv_layer_map_error_d0        | out       | 64       |
| c3_conv_layer_map_error_d1        | out       | 64       |
| c3_conv_layer_map_error_q0        | in        | 64       |
| c3_conv_layer_map_error_q1        | in        | 64       |
| pconnection_address0              | out       | 7        |
| pconnection_q0                    | in        | 1        |
| s2_pooling_la_kernel_address0     | out       | 11       |
| s2_pooling_la_kernel_address1     | out       | 11       |
| s2_pooling_la_kernel_d0           | out       | 3200     |
| s2_pooling_la_kernel_d1           | out       | 3200     |
| s2_pooling_la_kernel_q0           | in        | 3200     |
| s2_pooling_la_kernel_q1           | in        | 3200     |
| s2_pooling_la_map_b_address0      | out       | 7        |
| s2_pooling_la_map_b_address1      | out       | 7        |
| s2_pooling_la_map_b_d0            | out       | 64       |
| s2_pooling_la_map_b_d1            | out       | 64       |
| s2_pooling_la_map_b_q0            | in        | 64       |
| s2_pooling_la_map_b_q1            | in        | 64       |
| s2_pooling_la_map_common_address0 | out       | 10       |
| s2_pooling_la_map_common_address1 | out       | 10       |
| s2_pooling_la_map_common_d0       | out       | 64       |
| s2_pooling_la_map_common_d1       | out       | 64       |
| s2_pooling_la_map_common_q0       | in        | 64       |
| s2_pooling_la_map_common_q1       | in        | 64       |
| s2_pooling_la_map_data_address0   | out       | 17       |
| s2_pooling_la_map_data_q0         | in        | 64       |
| s2_pooling_la_map_db_address0     | out       | 7        |
| s2_pooling_la_map_db_address1     | out       | 7        |
| s2_pooling_la_map_db_d0           | out       | 64       |
| s2_pooling_la_map_db_d1           | out       | 64       |
| s2_pooling_la_map_db_q0           | in        | 64       |
| s2_pooling_la_map_db_q1           | in        | 64       |
| s2_pooling_la_map_error_address0  | out       | 17       |
| s2_pooling_la_map_error_address1  | out       | 17       |
| s2_pooling_la_map_error_d0        | out       | 64       |
| s2_pooling_la_map_error_d1        | out       | 64       |
| s2_pooling_la_map_error_q0        | in        | 64       |
| s2_pooling_la_map_error_q1        | in        | 64       |
+-----------------------------------+-----------+----------+

* Other Ports
+----------------------------+---------+-----------+----------+
| Port                       | Mode    | Direction | Bitwidth |
+----------------------------+---------+-----------+----------+
| ap_core                    | ap_none | in        | 8        |
| ap_parent                  | ap_none | in        | 8        |
| ap_part                    | ap_none | in        | 8        |
| c3_conv_layer_kernel_count | ap_none | in        | 32       |
| c3_conv_layer_kernel_h     | ap_none | in        | 32       |
| c3_conv_layer_kernel_w     | ap_none | in        | 32       |
| c3_conv_layer_map_count    | ap_none | in        | 32       |
| c3_conv_layer_map_h        | ap_none | in        | 32       |
| c3_conv_layer_map_w        | ap_none | in        | 32       |
| s2_pooling_la_kernel_count | ap_none | in        | 32       |
| s2_pooling_la_kernel_h     | ap_none | in        | 32       |
| s2_pooling_la_kernel_w     | ap_none | in        | 32       |
| s2_pooling_la_map_count    | ap_none | in        | 32       |
| s2_pooling_la_map_h        | ap_none | in        | 32       |
| s2_pooling_la_map_w        | ap_none | in        | 32       |
+----------------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+-------------+-----------------------------------+
| Interface | Type        | Ports                             |
+-----------+-------------+-----------------------------------+
| ap_ce     | clockenable | ap_ce                             |
| ap_clk    | clock       | ap_clk                            |
| ap_rst    | reset       | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs  | ap_done ap_idle ap_ready ap_start |
+-----------+-------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------+
| Argument      | Direction | Datatype      |
+---------------+-----------+---------------+
| ap_core       | in        | unsigned char |
| ap_part       | in        | unsigned char |
| ap_parent     | in        | unsigned char |
| s2_pooling_la | in        | _Layer*       |
| c3_conv_layer | inout     | _Layer*       |
| pconnection   | in        | bool*         |
+---------------+-----------+---------------+

* SW-to-HW Mapping
+---------------+-----------------------------------+---------+----------+
| Argument      | HW Interface                      | HW Type | HW Usage |
+---------------+-----------------------------------+---------+----------+
| ap_core       | ap_core                           | port    |          |
| ap_part       | ap_part                           | port    |          |
| ap_parent     | ap_parent                         | port    |          |
| s2_pooling_la | s2_pooling_la_map_w               | port    |          |
| s2_pooling_la | s2_pooling_la_map_h               | port    |          |
| s2_pooling_la | s2_pooling_la_map_count           | port    |          |
| s2_pooling_la | s2_pooling_la_map_data_address0   | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_data_ce0        | port    |          |
| s2_pooling_la | s2_pooling_la_map_data_q0         | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_address0  | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_error_ce0       | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_we0       | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_d0        | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_q0        | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_address1  | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_error_ce1       | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_we1       | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_d1        | port    |          |
| s2_pooling_la | s2_pooling_la_map_error_q1        | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_address0      | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_b_ce0           | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_we0           | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_d0            | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_q0            | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_address1      | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_b_ce1           | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_we1           | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_d1            | port    |          |
| s2_pooling_la | s2_pooling_la_map_b_q1            | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_address0     | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_db_ce0          | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_we0          | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_d0           | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_q0           | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_address1     | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_db_ce1          | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_we1          | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_d1           | port    |          |
| s2_pooling_la | s2_pooling_la_map_db_q1           | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_w            | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_h            | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_count        | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_address0     | port    | offset   |
| s2_pooling_la | s2_pooling_la_kernel_ce0          | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_we0          | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_d0           | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_q0           | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_address1     | port    | offset   |
| s2_pooling_la | s2_pooling_la_kernel_ce1          | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_we1          | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_d1           | port    |          |
| s2_pooling_la | s2_pooling_la_kernel_q1           | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_address0 | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_common_ce0      | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_we0      | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_d0       | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_q0       | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_address1 | port    | offset   |
| s2_pooling_la | s2_pooling_la_map_common_ce1      | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_we1      | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_d1       | port    |          |
| s2_pooling_la | s2_pooling_la_map_common_q1       | port    |          |
| c3_conv_layer | c3_conv_layer_map_w               | port    |          |
| c3_conv_layer | c3_conv_layer_map_h               | port    |          |
| c3_conv_layer | c3_conv_layer_map_count           | port    |          |
| c3_conv_layer | c3_conv_layer_map_data_address0   | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_data_ce0        | port    |          |
| c3_conv_layer | c3_conv_layer_map_data_we0        | port    |          |
| c3_conv_layer | c3_conv_layer_map_data_d0         | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_address0  | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_error_ce0       | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_we0       | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_d0        | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_q0        | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_address1  | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_error_ce1       | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_we1       | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_d1        | port    |          |
| c3_conv_layer | c3_conv_layer_map_error_q1        | port    |          |
| c3_conv_layer | c3_conv_layer_map_b_address0      | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_b_ce0           | port    |          |
| c3_conv_layer | c3_conv_layer_map_b_q0            | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_address0     | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_db_ce0          | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_we0          | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_d0           | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_q0           | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_address1     | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_db_ce1          | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_we1          | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_d1           | port    |          |
| c3_conv_layer | c3_conv_layer_map_db_q1           | port    |          |
| c3_conv_layer | c3_conv_layer_kernel_w            | port    |          |
| c3_conv_layer | c3_conv_layer_kernel_h            | port    |          |
| c3_conv_layer | c3_conv_layer_kernel_count        | port    |          |
| c3_conv_layer | c3_conv_layer_kernel_address0     | port    | offset   |
| c3_conv_layer | c3_conv_layer_kernel_ce0          | port    |          |
| c3_conv_layer | c3_conv_layer_kernel_q0           | port    |          |
| c3_conv_layer | c3_conv_layer_map_common_address0 | port    | offset   |
| c3_conv_layer | c3_conv_layer_map_common_ce0      | port    |          |
| c3_conv_layer | c3_conv_layer_map_common_we0      | port    |          |
| c3_conv_layer | c3_conv_layer_map_common_d0       | port    |          |
| c3_conv_layer | c3_conv_layer_map_common_q0       | port    |          |
| pconnection   | pconnection_address0              | port    | offset   |
| pconnection   | pconnection_ce0                   | port    |          |
| pconnection   | pconnection_q0                    | port    |          |
+---------------+-----------------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                                    | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + conv_fprop2                                           | 82  |        |               |        |           |         |
|   mul_32s_32s_32_2_1_U36                                | 3   |        | size          | mul    | auto      | 1       |
|   empty_fu_297_p2                                       |     |        | empty         | seteq  | auto      | 0       |
|   icmp_ln144_fu_313_p2                                  |     |        | icmp_ln144    | setlt  | auto      | 0       |
|   add_ln144_fu_318_p2                                   |     |        | add_ln144     | add    | fabric    | 0       |
|   empty_19_fu_352_p2                                    |     |        | empty_19      | setgt  | auto      | 0       |
|   smax_fu_358_p3                                        |     |        | smax          | select | auto_sel  | 0       |
|   empty_20_fu_366_p2                                    |     |        | empty_20      | setgt  | auto      | 0       |
|   smax1_fu_372_p3                                       |     |        | smax1         | select | auto_sel  | 0       |
|   mul_31ns_31ns_62_2_1_U35                              | 4   |        | mul_ln156     | mul    | auto      | 1       |
|   icmp_ln147_fu_396_p2                                  |     |        | icmp_ln147    | setlt  | auto      | 0       |
|   add_ln147_fu_401_p2                                   |     |        | add_ln147     | add    | fabric    | 0       |
|   mac_muladd_11s_11s_11ns_11_4_1_U38                    | 1   |        | mul_ln149     | mul    | dsp_slice | 3       |
|   mac_muladd_11s_11s_11ns_11_4_1_U38                    | 1   |        | add_ln149     | add    | dsp_slice | 3       |
|   icmp_ln79_fu_434_p2                                   |     |        | icmp_ln79     | setlt  | auto      | 0       |
|   add_ln79_fu_439_p2                                    |     |        | add_ln79      | add    | fabric    | 0       |
|   mul_10s_10s_10_1_1_U37                                |     |        | empty_21      | mul    | auto      | 0       |
|   icmp_ln81_fu_462_p2                                   |     |        | icmp_ln81     | setlt  | auto      | 0       |
|   add_ln81_fu_467_p2                                    |     |        | add_ln81      | add    | fabric    | 0       |
|   add_ln91_fu_482_p2                                    |     |        | add_ln91      | add    | fabric    | 0       |
|   dadddsub_64ns_64ns_64_8_full_dsp_1_U34                | 3   |        | add28_i       | dadd   | fulldsp   | 7       |
|  + conv_fprop2_Pipeline_1                               | 0   |        |               |        |           |         |
|    empty_16_fu_69_p2                                    |     |        | empty_16      | add    | fabric    | 0       |
|    exitcond_fu_79_p2                                    |     |        | exitcond      | seteq  | auto      | 0       |
|  + conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 | 13  |        |               |        |           |         |
|    icmp_ln86_fu_194_p2                                  |     |        | icmp_ln86     | setlt  | auto      | 0       |
|    icmp_ln84_fu_199_p2                                  |     |        | icmp_ln84     | seteq  | auto      | 0       |
|    add_ln84_1_fu_204_p2                                 |     |        | add_ln84_1    | add    | fabric    | 0       |
|    add_ln84_fu_213_p2                                   |     |        | add_ln84      | add    | fabric    | 0       |
|    select_ln84_fu_245_p3                                |     |        | select_ln84   | select | auto_sel  | 0       |
|    select_ln84_1_fu_219_p3                              |     |        | select_ln84_1 | select | auto_sel  | 0       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6           | 1   |        | empty_13      | add    | dsp_slice | 3       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6           | 1   |        | empty_14      | mul    | dsp_slice | 3       |
|    mul_31ns_32s_58_2_1_U5                               | 4   |        | empty_15      | mul    | auto      | 1       |
|    grp_fu_329_p3                                        |     |        | add_ln88_1    | add    | fabric    | 0       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6           | 1   |        | add_ln88      | add    | dsp_slice | 3       |
|    add_ln88_3_fu_280_p2                                 |     |        | add_ln88_3    | add    | fabric    | 0       |
|    add_ln88_2_fu_264_p2                                 |     |        | add_ln88_2    | add    | fabric    | 0       |
|    lshr_ln88_fu_295_p2                                  |     |        | lshr_ln88     | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U4                     | 8   |        | mul19_i       | dmul   | maxdsp    | 7       |
|    add_ln86_fu_269_p2                                   |     |        | add_ln86      | add    | fabric    | 0       |
|  + conv_fprop2_Pipeline_VITIS_LOOP_161_3                | 58  |        |               |        |           |         |
|    icmp_ln161_fu_136_p2                                 |     |        | icmp_ln161    | setlt  | auto      | 0       |
|    add_ln161_fu_142_p2                                  |     |        | add_ln161     | add    | fabric    | 0       |
|    add_ln163_fu_153_p2                                  |     |        | add_ln163     | add    | fabric    | 0       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U20                   | 3   |        | val_assign    | dadd   | fulldsp   | 7       |
|    dexp_64ns_64ns_64_30_full_dsp_1_U24                  | 26  |        | ep            | dexp   | fulldsp   | 29      |
|    xor_ln11_fu_179_p2                                   |     |        | xor_ln11      | xor    | auto      | 0       |
|    dexp_64ns_64ns_64_30_full_dsp_1_U25                  | 26  |        | em            | dexp   | fulldsp   | 29      |
|    dadd_64ns_64ns_64_8_full_dsp_1_U22                   | 3   |        | add_i         | dadd   | fulldsp   | 7       |
|    ddiv_64ns_64ns_64_31_no_dsp_1_U23                    |     |        | div_i         | ddiv   | fabric    | 30      |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

