ModuleName LEA_test
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b3
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 520 ,Y1: 224 ,X2: 608 ,Y2: 224
End
Branches
End
Wire Name: b5
LV: 191
RV: 0
Width: 192
Edges
Edge X1: 384 ,Y1: 80 ,X2: 384 ,Y2: 168
Edge X1: 384 ,Y1: 168 ,X2: 384 ,Y2: 264
Edge X1: 384 ,Y1: 168 ,X2: 480 ,Y2: 168
Edge X1: 296 ,Y1: 168 ,X2: 384 ,Y2: 168
End
Branches
End
Wire Name: b6
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 184 ,Y1: 32 ,X2: 184 ,Y2: 48
Edge X1: 184 ,Y1: 48 ,X2: 184 ,Y2: 128
Edge X1: 136 ,Y1: 48 ,X2: 184 ,Y2: 48
End
Branches
End
Wire Name: b4
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 608 ,Y1: 112 ,X2: 688 ,Y2: 112
Edge X1: 608 ,Y1: 112 ,X2: 608 ,Y2: 128
Edge X1: 688 ,Y1: 112 ,X2: 688 ,Y2: 304
Edge X1: 328 ,Y1: 304 ,X2: 688 ,Y2: 304
Edge X1: 184 ,Y1: 304 ,X2: 328 ,Y2: 304
Edge X1: 328 ,Y1: 304 ,X2: 328 ,Y2: 360
Edge X1: 184 ,Y1: 232 ,X2: 184 ,Y2: 304
End
Branches
End
End
Ports
Port Left: 384 Top: 80 ,Orientation: 0
Portname: Rk ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
191
,Width:
192
,RV:
0
Port Left: 136 Top: 48 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
127
,Width:
128
,RV:
0
Port Left: 520 Top: 224 ,Orientation: 4
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
127
,Width:
128
,RV:
0
Port Left: 328 Top: 360 ,Orientation: 4
Portname: p3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
127
,Width:
128
,RV:
0
End
Symbols
Symbol Left: 152 Top: 152
Name: s0
LibraryName: (NoLibraryName)
IpName: LEA_Encrypt
SymbolParameters
End
Symbol Left: 504 Top: 152
Name: s1
LibraryName: (NoLibraryName)
IpName: LEA_Decrypt
SymbolParameters
End
End
Texts
End
Links
End
