Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:43:25 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          1.56
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:        -32.07
  No. of Hold Violations:      823.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              16551
  Buf/Inv Cell Count:            1373
  Buf Cell Count:                 499
  Inv Cell Count:                 874
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     15613
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31041.107659
  Noncombinational Area:  4446.691401
  Buf/Inv Area:           1207.458038
  Total Buffer Area:           651.45
  Total Inverter Area:         556.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      115881.62
  Net YLength        :      168922.78
  -----------------------------------
  Cell Area:             35487.799060
  Design Area:           35487.799060
  Net Length        :       284804.41


  Design Rules
  -----------------------------------
  Total Number of Nets:         21200
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.18
  -----------------------------------------
  Overall Compile Time:               14.44
  Overall Compile Wall Clock Time:    14.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.11  TNS: 32.07  Number of Violating Paths: 823

  --------------------------------------------------------------------


1
