/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hd_dvi_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 3/10/08 8:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 10 16:49:20 2008
 *                 MD5 Checksum         cf66689754e95804a8fa320d4ee9eb18
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_hd_dvi_0.h $
 * 
 * Hydra_Software_Devel/2   3/10/08 8:24p pntruong
 * PR38572:  Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_HD_DVI_0_H__
#define BCHP_HD_DVI_0_H__

/***************************************************************************
 *HD_DVI_0 - HD Digital Input Registers
 ***************************************************************************/
#define BCHP_HD_DVI_0_CORE_REV                   0x001c2000 /* CORE_REV          Register */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL             0x001c2004 /* SW_RESET_CNTRL    Register */
#define BCHP_HD_DVI_0_INPUT_CNTRL                0x001c2008 /* Controls the input selections to get the video source */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A  0x001c200c /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B  0x001c2010 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A  0x001c2014 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B  0x001c2018 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW             0x001c201c /* Deskews the msw clock relative to all msw input pins */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW             0x001c2020 /* Deskews the lsw clock relative to all lsw input pins */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER      0x001c2024 /* HD_DVI Posting Master count control */
#define BCHP_HD_DVI_0_BVB_CONVERT                0x001c2028 /* BVB_CONVERT       Register */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL             0x001c202c /* DMA_TRIG_CNTRL Register */
#define BCHP_HD_DVI_0_HOST_LEGACY                0x001c2030 /* Allows individual selection of some new features */
#define BCHP_HD_DVI_0_AUTO_REPEAT                0x001c2034 /* DMA Trigger auto repeat value */
#define BCHP_HD_DVI_0_PICTURE_DELAY              0x001c2038 /* DMA Trigger delay from the end of picture */
#define BCHP_HD_DVI_0_HOST_ENABLE                0x001c203c /* HOST_ENABLE */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS          0x001c2040 /* HOST_CONTROL_BITS */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1           0x001c2044 /* PCTR_CLEAN_CFG_1     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2           0x001c2048 /* PCTR_CLEAN_CFG_2     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3           0x001c204c /* PCTR_CLEAN_CFG_3     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4           0x001c2050 /* PCTR_CLEAN_CFG_4     Register */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL              0x001c2054 /* CHANNEL_CNTRL     Register */
#define BCHP_HD_DVI_0_PORT_CONFIG                0x001c2058 /* PORT_CONFIG Register */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00           0x001c205c /* Video Surface 0 Color Matrix coefficients c01 and c00 */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02           0x001c2060 /* Video Surface 0 Color Matrix coefficients c03 and c02 */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10           0x001c2064 /* Video Surface 0 Color Matrix coefficients c11 and c10 */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12           0x001c2068 /* Video Surface 0 Color Matrix coefficients c13 and c12 */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20           0x001c206c /* Video Surface 0 Color Matrix coefficients c21 and c20 */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22           0x001c2070 /* Video Surface 0 Color Matrix coefficients c23 and c22 */
#define BCHP_HD_DVI_0_VID_FORMAT_1               0x001c2074 /* VID_FORMAT_1  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_2               0x001c2078 /* VID_FORMAT_2  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_3               0x001c207c /* VID_FORMAT_3  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_4               0x001c2080 /* VID_FORMAT_4  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_5               0x001c2084 /* VID_FORMAT_5 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_6               0x001c2088 /* VID_FORMAT_6 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_7               0x001c208c /* VID_FORMAT_7 Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0           0x001c2090 /* VSYNC_CNT_FILED0 Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1           0x001c2094 /* VSYNC_CNT_FILED0 Register */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL       0x001c2098 /* The DMA trigger count down value at the time of the first picture pixel */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS          0x001c209c /* PCTR_ERROR_STATUS    Register */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR     0x001c20a0 /* BRIDGE_ERRORS_AUTO_CLR */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR      0x001c20a4 /* BRIDGE_ERRORS_RDB_CLR */
#define BCHP_HD_DVI_0_BUFFER_FIFO                0x001c20a8 /* BUFFER_FIFO    Register */
#define BCHP_HD_DVI_0_TEST_CONFIG                0x001c20ac /* TEST_CONFIG Register */
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL        0x001c20b0 /* MBIST TM Control for HD_DVI 0 and 1 */
#define BCHP_HD_DVI_0_SPARE_REG2                 0x001c20b4 /* SPARE_REG2   Register */

/***************************************************************************
 *CORE_REV - CORE_REV          Register
 ***************************************************************************/
/* HD_DVI_0 :: CORE_REV :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_CORE_REV_reserved0_MASK                      0xffff0000
#define BCHP_HD_DVI_0_CORE_REV_reserved0_SHIFT                     16

/* HD_DVI_0 :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_MASK               0x0000ff00
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_SHIFT              8

/* HD_DVI_0 :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_MASK               0x000000ff
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_SHIFT              0

/***************************************************************************
 *SW_RESET_CNTRL - SW_RESET_CNTRL    Register
 ***************************************************************************/
/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved0_MASK                0xffffffe0
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved0_SHIFT               5

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_BVB_BRIDGE [04:04] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_BVB_BRIDGE_MASK      0x00000010
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_BVB_BRIDGE_SHIFT     4

/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved1_MASK                0x00000008
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved1_SHIFT               3

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_FORMAT_DETECT [02:02] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_MASK   0x00000004
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_FORMAT_DETECT_SHIFT  2

/* HD_DVI_0 :: SW_RESET_CNTRL :: reserved2 [01:01] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved2_MASK                0x00000002
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_reserved2_SHIFT               1

/* HD_DVI_0 :: SW_RESET_CNTRL :: SW_RESET_HD_DVI [00:00] */
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_HD_DVI_MASK          0x00000001
#define BCHP_HD_DVI_0_SW_RESET_CNTRL_SW_RESET_HD_DVI_SHIFT         0

/***************************************************************************
 *INPUT_CNTRL - Controls the input selections to get the video source
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_CNTRL :: USE_444_TO_422 [31:31] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_MASK              0x80000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_SHIFT             31

/* HD_DVI_0 :: INPUT_CNTRL :: FILTER_MODE_444_TO_422 [30:29] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_MASK      0x60000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_SHIFT     29

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RNG_SUPPRESSION [28:28] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_MASK         0x10000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_SHIFT        28

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RGB_TO_YCRCB [27:27] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_MASK            0x08000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_SHIFT           27

/* HD_DVI_0 :: INPUT_CNTRL :: RGB_CONVERT_MODE [26:25] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_MASK            0x06000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_SHIFT           25

/* HD_DVI_0 :: INPUT_CNTRL :: DOUBLE_PUMPED_24 [24:24] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_MASK            0x01000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_SHIFT           24

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DE [23:21] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_MASK                   0x00e00000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_SHIFT                  21

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_VSYNC [20:18] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_MASK                0x001c0000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_SHIFT               18

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_HSYNC [17:15] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_MASK                0x00038000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_SHIFT               15

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_MSW [14:12] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_MASK             0x00007000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_SHIFT            12

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_LSW [11:09] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_MASK             0x00000e00
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_SHIFT            9

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_AUX_INPUT [08:08] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_AUX_INPUT_MASK            0x00000100
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_AUX_INPUT_SHIFT           8

/* HD_DVI_0 :: INPUT_CNTRL :: reserved0 [07:05] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_MASK                   0x000000e0
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_SHIFT                  5

/* HD_DVI_0 :: INPUT_CNTRL :: USE_PORT_0_CLOCKS_FOR_PORT_1 [04:04] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_MASK 0x00000010
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_SHIFT 4

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_MSW [03:02] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_MASK            0x0000000c
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_SHIFT           2

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_LSW [01:00] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_MASK            0x00000003
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_SHIFT           0

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_A - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_reserved0_MASK     0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_reserved0_SHIFT    28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DE_MSW [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DE_MSW_MASK        0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DE_MSW_SHIFT       24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: VSYNC_MSW [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_VSYNC_MSW_MASK     0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_VSYNC_MSW_SHIFT    20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: HSYNC_MSW [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_HSYNC_MSW_MASK     0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_HSYNC_MSW_SHIFT    16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_SHIFT  12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_SHIFT  8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_B - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_SHIFT   28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_SHIFT   24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_SHIFT   20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_SHIFT   16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_SHIFT   12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_SHIFT   8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_A - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_reserved0_MASK     0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_reserved0_SHIFT    28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DE_LSW [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DE_LSW_MASK        0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DE_LSW_SHIFT       24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: VSYNC_LSW [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_VSYNC_LSW_MASK     0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_VSYNC_LSW_SHIFT    20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: HSYNC_LSW [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_HSYNC_LSW_MASK     0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_HSYNC_LSW_SHIFT    16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_SHIFT  12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_SHIFT  8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_SHIFT   0

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_B - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_SHIFT   28

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_SHIFT   24

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_SHIFT   20

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_SHIFT   16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_SHIFT   12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_SHIFT   8

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_SHIFT   4

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_SHIFT   0

/***************************************************************************
 *DESKEW_CLK_MSW - Deskews the msw clock relative to all msw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_MSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_SELECTION_CLK_MSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_SHIFT 9

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_FOUR_CTL_CLK_MSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_SHIFT  8

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_THREE_CTL_CLK_MSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_SHIFT 6

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_TWO_CTL_CLK_MSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_SHIFT   4

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_ONE_CTL_CLK_MSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_SHIFT   0

/***************************************************************************
 *DESKEW_CLK_LSW - Deskews the lsw clock relative to all lsw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_LSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_SELECTION_CLK_LSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_SHIFT 9

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_FOUR_CTL_CLK_LSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_SHIFT  8

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_THREE_CTL_CLK_LSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_SHIFT 6

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_TWO_CTL_CLK_LSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_SHIFT   4

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_ONE_CTL_CLK_LSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_SHIFT   0

/***************************************************************************
 *HD_DVI_POSTING_MASTER - HD_DVI Posting Master count control
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_POSTING_MASTER :: reserved0 [31:08] */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_reserved0_MASK         0xffffff00
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_reserved0_SHIFT        8

/* HD_DVI_0 :: HD_DVI_POSTING_MASTER :: POSTING_COUNT [07:00] */
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_POSTING_COUNT_MASK     0x000000ff
#define BCHP_HD_DVI_0_HD_DVI_POSTING_MASTER_POSTING_COUNT_SHIFT    0

/***************************************************************************
 *BVB_CONVERT - BVB_CONVERT       Register
 ***************************************************************************/
/* HD_DVI_0 :: BVB_CONVERT :: reserved0 [31:25] */
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_MASK                   0xfe000000
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_SHIFT                  25

/* HD_DVI_0 :: BVB_CONVERT :: DATA_IS_C_Y [24:24] */
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_MASK                 0x01000000
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_SHIFT                24

/* HD_DVI_0 :: BVB_CONVERT :: LAST_LINE_CNT [23:00] */
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_MASK               0x00ffffff
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_SHIFT              0

/***************************************************************************
 *DMA_TRIG_CNTRL - DMA_TRIG_CNTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DMA_TRIG_CNTRL :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_reserved0_MASK                0xfc000000
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_reserved0_SHIFT               26

/* HD_DVI_0 :: DMA_TRIG_CNTRL :: LINE_CNT_1 [25:13] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_1_MASK               0x03ffe000
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_1_SHIFT              13

/* HD_DVI_0 :: DMA_TRIG_CNTRL :: LINE_CNT_0 [12:00] */
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_0_MASK               0x00001fff
#define BCHP_HD_DVI_0_DMA_TRIG_CNTRL_LINE_CNT_0_SHIFT              0

/***************************************************************************
 *HOST_LEGACY - Allows individual selection of some new features
 ***************************************************************************/
/* HD_DVI_0 :: HOST_LEGACY :: reserved0 [31:04] */
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_MASK                   0xfffffff0
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_SHIFT                  4

/* HD_DVI_0 :: HOST_LEGACY :: USE_LEGACY_TRIGGER [03:03] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_LEGACY_TRIGGER_MASK          0x00000008
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_LEGACY_TRIGGER_SHIFT         3

/* HD_DVI_0 :: HOST_LEGACY :: USE_HOST_EN_DIS [02:02] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_MASK             0x00000004
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_SHIFT            2

/* HD_DVI_0 :: HOST_LEGACY :: USE_BRIDGE_DISCARD_PICTURE [01:01] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_MASK  0x00000002
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_SHIFT 1

/* HD_DVI_0 :: HOST_LEGACY :: USE_PCTR_CU_DISCARD_PICTURE [00:00] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_MASK 0x00000001
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_SHIFT 0

/***************************************************************************
 *AUTO_REPEAT - DMA Trigger auto repeat value
 ***************************************************************************/
/* HD_DVI_0 :: AUTO_REPEAT :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_MASK                   0xff000000
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_SHIFT                  24

/* HD_DVI_0 :: AUTO_REPEAT :: AUTO_REPEAT [23:00] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_MASK                 0x00ffffff
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_SHIFT                0

/***************************************************************************
 *PICTURE_DELAY - DMA Trigger delay from the end of picture
 ***************************************************************************/
/* HD_DVI_0 :: PICTURE_DELAY :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_MASK                 0xff000000
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_SHIFT                24

/* HD_DVI_0 :: PICTURE_DELAY :: PICTURE_DELAY [23:00] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_MASK             0x00ffffff
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_SHIFT            0

/***************************************************************************
 *HOST_ENABLE - HOST_ENABLE
 ***************************************************************************/
/* HD_DVI_0 :: HOST_ENABLE :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_MASK                   0xfffffffe
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_SHIFT                  1

/* HD_DVI_0 :: HOST_ENABLE :: HOST_ENABLE [00:00] */
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_MASK                 0x00000001
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_SHIFT                0

/***************************************************************************
 *HOST_CONTROL_BITS - HOST_CONTROL_BITS
 ***************************************************************************/
/* HD_DVI_0 :: HOST_CONTROL_BITS :: reserved0 [31:03] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_MASK             0xfffffff8
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_SHIFT            3

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DEBUG [02:02] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_MASK            0x00000004
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_SHIFT           2

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DISABLE [01:01] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_MASK          0x00000002
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_SHIFT         1

/* HD_DVI_0 :: HOST_CONTROL_BITS :: CLEAR_ERRORS [00:00] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_MASK          0x00000001
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_SHIFT         0

/***************************************************************************
 *PCTR_CLEAN_CFG_1 - PCTR_CLEAN_CFG_1     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: BYPASS [31:31] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_MASK                 0x80000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_SHIFT                31

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_SYNC_ON_TIMING_ERROR [30:30] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_MASK 0x40000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_SHIFT 30

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: CLEAR_ERRORS [29:29] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_MASK           0x20000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_SHIFT          29

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_HSYNC_POLARITY [28:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_MASK   0x10000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_SHIFT  28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_VSYNC_POLARITY [27:27] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_MASK   0x08000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_SHIFT  27

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: IGNORE_SYNCS [26:26] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_MASK           0x04000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_SHIFT          26

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: reserved0 [25:24] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_MASK              0x03000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_SHIFT             24

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_PIXEL_VALUE [23:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_MASK       0x00ffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_SHIFT      0

/***************************************************************************
 *PCTR_CLEAN_CFG_2 - PCTR_CLEAN_CFG_2     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: MAX_PICTURE_PIXELS [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MAX_PICTURE_PIXELS_MASK     0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MAX_PICTURE_PIXELS_SHIFT    16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved1_MASK              0x0000f000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved1_SHIFT             12

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: MIN_PICTURE_PIXELS [11:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MIN_PICTURE_PIXELS_MASK     0x00000fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_MIN_PICTURE_PIXELS_SHIFT    0

/***************************************************************************
 *PCTR_CLEAN_CFG_3 - PCTR_CLEAN_CFG_3     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: MAX_PICTURE_LINES [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MAX_PICTURE_LINES_MASK      0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MAX_PICTURE_LINES_SHIFT     16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved1_MASK              0x0000f000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved1_SHIFT             12

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: MIN_PICTURE_LINES [11:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MIN_PICTURE_LINES_MASK      0x00000fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_MIN_PICTURE_LINES_SHIFT     0

/***************************************************************************
 *PCTR_CLEAN_CFG_4 - PCTR_CLEAN_CFG_4     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: PAD_LINE_HBLANK_LENGTH [27:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_MASK 0x0fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_SHIFT 16

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_MASK              0x0000e000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_SHIFT             13

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: MAX_HORIZONTAL_LINE_LENGTH [12:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_MASK 0x00001fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_SHIFT 0

/***************************************************************************
 *CHANNEL_CNTRL - CHANNEL_CNTRL     Register
 ***************************************************************************/
/* HD_DVI_0 :: CHANNEL_CNTRL :: SPARE_31_14 [31:14] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_14_MASK               0xffffc000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_14_SHIFT              14

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_1_CLIP_MODE [13:12] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_MASK     0x00003000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_SHIFT    12

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_2_CLIP_MODE [11:10] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_MASK     0x00000c00
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_SHIFT    10

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_3_CLIP_MODE [09:08] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_MASK     0x00000300
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_SHIFT    8

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_MAP_SELECT [07:06] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_MASK        0x000000c0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_SHIFT       6

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_1_CLIP_MODE [05:04] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_MASK       0x00000030
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_SHIFT      4

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_2_CLIP_MODE [03:02] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_MASK       0x0000000c
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_SHIFT      2

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_3_CLIP_MODE [01:00] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_MASK       0x00000003
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_SHIFT      0

/***************************************************************************
 *PORT_CONFIG - PORT_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: PORT_CONFIG :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_MASK                   0xfffff000
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_SHIFT                  12

/* HD_DVI_0 :: PORT_CONFIG :: AUTO_CLK_RATE [11:08] */
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_MASK               0x00000f00
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_SHIFT              8

/* HD_DVI_0 :: PORT_CONFIG :: USE_EMBEDDED_SYNCS [07:07] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_MASK          0x00000080
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_SHIFT         7

/* HD_DVI_0 :: PORT_CONFIG :: USE_10_BIT_CODES [06:06] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_MASK            0x00000040
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_SHIFT           6

/* HD_DVI_0 :: PORT_CONFIG :: ITU_SYNC_TYPE [05:05] */
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_MASK               0x00000020
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_SHIFT              5

/* HD_DVI_0 :: PORT_CONFIG :: reserved1 [04:04] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_MASK                   0x00000010
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_SHIFT                  4

/* HD_DVI_0 :: PORT_CONFIG :: PIXEL_DECIMATION [03:00] */
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_MASK            0x0000000f
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_SHIFT           0

/***************************************************************************
 *V0_COEFF_C01_C00 - Video Surface 0 Color Matrix coefficients c01 and c00
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C03_C02 - Video Surface 0 Color Matrix coefficients c03 and c02
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C11_C10 - Video Surface 0 Color Matrix coefficients c11 and c10
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C13_C12 - Video Surface 0 Color Matrix coefficients c13 and c12
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C21_C20 - Video Surface 0 Color Matrix coefficients c21 and c20
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C23_C22 - Video Surface 0 Color Matrix coefficients c23 and c22
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_SHIFT              0

/***************************************************************************
 *VID_FORMAT_1 - VID_FORMAT_1  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_1 :: reserved0 [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_MASK                  0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_SHIFT                 31

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HPOL [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_MASK                   0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_SHIFT                  30

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HFP [29:20] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HFP_MASK                    0x3ff00000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HFP_SHIFT                   20

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HSP [19:10] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_MASK                    0x000ffc00
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_SHIFT                   10

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HBP [09:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_MASK                    0x000003ff
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_SHIFT                   0

/***************************************************************************
 *VID_FORMAT_2 - VID_FORMAT_2  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_2 :: reserved0 [31:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_MASK                  0xffffe000
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_2 :: UUT_HAP [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_MASK                    0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_SHIFT                   0

/***************************************************************************
 *VID_FORMAT_3 - VID_FORMAT_3  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_3 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_reserved0_MASK                  0xc0000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_reserved0_SHIFT                 30

/* HD_DVI_0 :: VID_FORMAT_3 :: PROGRESSIVE [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_MASK                0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_SHIFT               29

/* HD_DVI_0 :: VID_FORMAT_3 :: INTERLACED [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_MASK                 0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_SHIFT                28

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VPOL [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_MASK                   0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_SHIFT                  27

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_FIELD [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_MASK                  0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_SHIFT                 26

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VDE [25:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_MASK                    0x02000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_SHIFT                   25

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VAL0 [24:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VAL0_MASK                   0x01fff000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VAL0_SHIFT                  12

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VFP0 [11:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_MASK                   0x00000fe0
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_SHIFT                  5

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VSP0 [04:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_MASK                   0x0000001f
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_SHIFT                  0

/***************************************************************************
 *VID_FORMAT_4 - VID_FORMAT_4  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_4 :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_MASK                  0xffc00000
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_SHIFT                 22

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VBP0 [21:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_MASK                   0x003fe000
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_SHIFT                  13

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VSPO0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_MASK                  0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_SHIFT                 0

/***************************************************************************
 *VID_FORMAT_5 - VID_FORMAT_5 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_5 :: reserved0 [31:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_MASK                  0xfe000000
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_SHIFT                 25

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VAL1 [24:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_MASK                   0x01fff000
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_SHIFT                  12

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VFP1 [11:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_MASK                   0x00000fe0
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_SHIFT                  5

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VSP1 [04:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VSP1_MASK                   0x0000001f
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VSP1_SHIFT                  0

/***************************************************************************
 *VID_FORMAT_6 - VID_FORMAT_6 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_6 :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_MASK                  0xffc00000
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_SHIFT                 22

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VBP1 [21:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_MASK                   0x003fe000
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_SHIFT                  13

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VSPO1 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_MASK                  0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_SHIFT                 0

/***************************************************************************
 *VID_FORMAT_7 - VID_FORMAT_7 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_7 :: reserved0 [31:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_MASK                  0xffffe000
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_CURRENT_LINE_COUNT [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_MASK     0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_SHIFT    0

/***************************************************************************
 *VSYNC_CNT_FIELD0 - VSYNC_CNT_FILED0 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_MASK              0xff000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_SHIFT             24

/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: VSYNC_CNT [23:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_MASK              0x00ffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_SHIFT             0

/***************************************************************************
 *VSYNC_CNT_FIELD1 - VSYNC_CNT_FILED0 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_MASK              0xff000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_SHIFT             24

/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: VSYNC_CNT [23:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_MASK              0x00ffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_SHIFT             0

/***************************************************************************
 *COUNT_AT_FIRST_PIXEL - The DMA trigger count down value at the time of the first picture pixel
 ***************************************************************************/
/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_MASK          0xff000000
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_SHIFT         24

/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: COUNT_AT_FIRST_PIXEL [23:00] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_MASK 0x00ffffff
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_SHIFT 0

/***************************************************************************
 *PCTR_ERROR_STATUS - PCTR_ERROR_STATUS    Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_ERROR_STATUS :: reserved0 [31:06] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_SHIFT            6

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED [05:05] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_MASK         0x00000020
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_SHIFT        5

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED_ERROR [04:04] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_MASK   0x00000010
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_SHIFT  4

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_PICTURE_ERROR [03:03] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_MASK    0x00000008
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_SHIFT   3

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_PICTURE_ERROR [02:02] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_MASK   0x00000004
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_SHIFT  2

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_LINE_ERROR [01:01] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_MASK       0x00000002
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_SHIFT      1

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_LINE_ERROR [00:00] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_MASK      0x00000001
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_SHIFT     0

/***************************************************************************
 *BRIDGE_ERRORS_AUTO_CLR - BRIDGE_ERRORS_AUTO_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_MASK        0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_SHIFT       2

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: HOST_ERROR_AUTO_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: MISSED_PICTURE_ERROR_AUTO_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_SHIFT 0

/***************************************************************************
 *BRIDGE_ERRORS_RDB_CLR - BRIDGE_ERRORS_RDB_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_MASK         0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_SHIFT        2

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: HOST_ERROR_RDB_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: MISSED_PICTURE_ERROR_RDB_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_SHIFT 0

/***************************************************************************
 *BUFFER_FIFO - BUFFER_FIFO    Register
 ***************************************************************************/
/* HD_DVI_0 :: BUFFER_FIFO :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_MASK                   0xfc000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_SHIFT                  26

/* HD_DVI_0 :: BUFFER_FIFO :: CAPTURE_POINTERS [25:25] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_CAPTURE_POINTERS_MASK            0x02000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_CAPTURE_POINTERS_SHIFT           25

/* HD_DVI_0 :: BUFFER_FIFO :: LOAD_WR [24:24] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_LOAD_WR_MASK                     0x01000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_LOAD_WR_SHIFT                    24

/* HD_DVI_0 :: BUFFER_FIFO :: HOLD_WR [23:23] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_MASK                     0x00800000
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_SHIFT                    23

/* HD_DVI_0 :: BUFFER_FIFO :: HOLD_RD [22:22] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_RD_MASK                     0x00400000
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_RD_SHIFT                    22

/* HD_DVI_0 :: BUFFER_FIFO :: ALMOST_FULL [21:21] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_MASK                 0x00200000
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_SHIFT                21

/* HD_DVI_0 :: BUFFER_FIFO :: FULL_MINUS [20:20] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_FULL_MINUS_MASK                  0x00100000
#define BCHP_HD_DVI_0_BUFFER_FIFO_FULL_MINUS_SHIFT                 20

/* HD_DVI_0 :: BUFFER_FIFO :: OVERFLOW [19:19] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_MASK                    0x00080000
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_SHIFT                   19

/* HD_DVI_0 :: BUFFER_FIFO :: ALMOST_EMPTY [18:18] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_EMPTY_MASK                0x00040000
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_EMPTY_SHIFT               18

/* HD_DVI_0 :: BUFFER_FIFO :: EMPTY_MINUS [17:17] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_EMPTY_MINUS_MASK                 0x00020000
#define BCHP_HD_DVI_0_BUFFER_FIFO_EMPTY_MINUS_SHIFT                17

/* HD_DVI_0 :: BUFFER_FIFO :: UNDERFLOW [16:16] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_UNDERFLOW_MASK                   0x00010000
#define BCHP_HD_DVI_0_BUFFER_FIFO_UNDERFLOW_SHIFT                  16

/* HD_DVI_0 :: BUFFER_FIFO :: WR_ADDR_7_0 [15:08] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_7_0_MASK                 0x0000ff00
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_7_0_SHIFT                8

/* HD_DVI_0 :: BUFFER_FIFO :: RD_ADDR_7_0 [07:00] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_7_0_MASK                 0x000000ff
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_7_0_SHIFT                0

/***************************************************************************
 *TEST_CONFIG - TEST_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: TEST_CONFIG :: USE_TP_IN_FOR_ACCEPT [31:31] */
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_MASK        0x80000000
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_SHIFT       31

/* HD_DVI_0 :: TEST_CONFIG :: reserved0 [30:03] */
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_MASK                   0x7ffffff8
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_SHIFT                  3

/* HD_DVI_0 :: TEST_CONFIG :: TEST_BUS_SEL [02:02] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_MASK                0x00000004
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_SHIFT               2

/* HD_DVI_0 :: TEST_CONFIG :: TEST_VSYNC_CNT [01:01] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_MASK              0x00000002
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_SHIFT             1

/* HD_DVI_0 :: TEST_CONFIG :: USE_TP_IN_FOR_AUX [00:00] */
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_AUX_MASK           0x00000001
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_AUX_SHIFT          0

/***************************************************************************
 *HD_DVI_MBIST_TM_CTL - MBIST TM Control for HD_DVI 0 and 1
 ***************************************************************************/
/* HD_DVI_0 :: HD_DVI_MBIST_TM_CTL :: reserved0 [31:08] */
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_reserved0_MASK           0xffffff00
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_reserved0_SHIFT          8

/* HD_DVI_0 :: HD_DVI_MBIST_TM_CTL :: HD_DVI_BUFFER_FIFO_TM_B [07:04] */
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_HD_DVI_BUFFER_FIFO_TM_B_MASK 0x000000f0
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_HD_DVI_BUFFER_FIFO_TM_B_SHIFT 4

/* HD_DVI_0 :: HD_DVI_MBIST_TM_CTL :: HD_DVI_BUFFER_FIFO_TM_A [03:00] */
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_HD_DVI_BUFFER_FIFO_TM_A_MASK 0x0000000f
#define BCHP_HD_DVI_0_HD_DVI_MBIST_TM_CTL_HD_DVI_BUFFER_FIFO_TM_A_SHIFT 0

/***************************************************************************
 *SPARE_REG2 - SPARE_REG2   Register
 ***************************************************************************/
/* HD_DVI_0 :: SPARE_REG2 :: SPARE_31_0 [31:00] */
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_31_0_MASK                   0xffffffff
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_31_0_SHIFT                  0

#endif /* #ifndef BCHP_HD_DVI_0_H__ */

/* End of File */
