
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis

# Written on Sun Nov 10 20:27:40 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Verilog_1st_year\I2C\designer\I2C\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                     Requested     Requested     Clock        Clock          Clock
Level     Clock                                                     Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------------------------------------------
0 -       I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     44   
                                                                                                                                 
0 -       i2c_master|i2c_clk_inferred_clock                         100.0 MHz     10.000        inferred     (multiple)     28   
                                                                                                                                 
0 -       I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     15   
=================================================================================================================================


Clock Load Summary
******************

                                                          Clock     Source                                                        Clock Pin                                      Non-clock Pin     Non-clock Pin                                               
Clock                                                     Load      Pin                                                           Seq Example                                    Seq Example       Comb Example                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  44        I2C_sb_0.CCC_0.CCC_INST.GL0(CCC)                              i2c_top_0.uut.i2c_clk.C                        -                 I2C_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                               
i2c_master|i2c_clk_inferred_clock                         28        i2c_top_0.uut.i2c_clk.Q[0](dffe)                              i2c_top_0.uut.data_out[7:0].C                  -                 i2c_top_0.uut.i2c_clk_2.I[0](inv)                           
                                                                                                                                                                                                                                                               
I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        I2C_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     I2C_sb_0.CORERESETP_0.release_sdif0_core.C     -                 I2C_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===============================================================================================================================================================================================================================================================
