# Please provide configurations of each submodule
# Note that chunks from "#" would be ignored
# '=' and '#' should be separated by at least one space
# Design reference
#   PCM: DDR4-2666 x16 128Gb device
#   DRAM AIT: DDR4-2666 x16 8Gb device (Micron MT40A512M16 Rev.R)

### Global parameter ###
# Setup options: 
global.system                   = PCM
global.ucmde.is_jedec           = true
global.simple_ait_subsys        = false
global.tBURST                   = 4
global.tCMD                     = 1

global.ticks_per_cycle          = 750
global.cache_params_path        = ./configs/cache_params/

geq.dbg_msg                     = false
parser.dbg_msg                  = false

### Device definition ###
pcm.host_offset                 = 6
pcm.page_offset                 = 7
pcm.block_offset                = 12
pcm.meta_bytes                  = 48
pcm.DQs                         = 16
pcm.MATs                        = 128

pcm.meta.page_wcnt              = 22
pcm.meta.ECC                    = 336
pcm.meta.FW                     = 3
pcm.ait.pba_bits                = 28

### Address layout (NOTE: access different ranks has turnaround time) ###
### Lower number lower positioned bits ###
pcm.rank_order                  = 2
pcm.bank_order                  = 1
pcm.bankgroup_order             = 0
pcm.half_order                  = 6
pcm.partition_order             = 3
pcm.row_order                   = 4
pcm.col_order                   = 5

pcm.rank_bits                   = 0
pcm.bank_bits                   = 2
pcm.bankgroup_bits              = 1
pcm.half_bits                   = 1
pcm.partition_bits              = 3
pcm.row_bits                    = 14
pcm.col_bits                    = 9

### Request Receiver ###
reqRecv.dbg_msg                 = false
reqRecv.drain_mode              = false
reqRecv.buffer_size_bits        = 7
reqRecv.tDATA                   = 2
reqRecv.tRESP                   = 1
reqRecv.maxIssue_RD             = 1
reqRecv.maxIssue_WR             = 1

### Data Cache (spec.: 32-way, 1K-set/$, 32-entry cmdq) ###
dcache.dbg_msg                  = false
dcache.size_cmdq                = 2
dcache.bypass                   = true
dcache.bit_sets                 = 1
dcache.num_ways                 = 32
dcache.pair_mode                = false
dcache.policy                   = ROUND_ROBIN # PSEUDO_LRU, TRUE_LRU, ROUND_ROBIN
dcache.write_only               = false
dcache.allocate_method          = WRITE_ALLOC # NO_WRITE_ALLOC, WRITE_ALLOC

### Address Mapper (GPC spec.: 64KB, 8-way 128-set) ###
aitm.dbg_msg                    = false
aitm.buffer_bits                = 1
aitm.size_buffer                = 2
aitm.size_mcuq                  = 2
aitm.size_tcache_in_rdq         = 2

aitm.gpc.dbg_msg                = false
aitm.gpc.cline_bits             = 6
aitm.gpc.bypass                 = false
aitm.gpc.byte_offset           = 3
aitm.gpc.bit_sets               = 13
aitm.gpc.num_ways               = 1
aitm.gpc.size_cmdq              = 2
aitm.gpc.size_missq             = 4
aitm.gpc.policy                 = PSEUDO_LRU
aitm.gpc.write_only             = false
aitm.gpc.allocate_method        = WRITE_ALLOC # NO_WRITE_ALLOC, WRITE_ALLOC
aitm.gpc.size_mshr              = 1
aitm.gpc.size_subentry_mshr     = 1
aitm.gpc.tRESP                  = 1
aitm.gpc.tLLM_RD                = 1
aitm.gpc.tLLM_WR                = 4

# Simplified AIT
ait.dummyAIT.data_enable       = true
ait.dummyAIT.cline_bits        = 6
ait.dummyAIT.byte_offset      = 3
ait.dummyAIT.tRD               = 20
ait.dummyAIT.tWR               = 20

# Detailed AIT
xbar.dbg_msg                    = false
xbar.size_cmdq                  = 1

ait.host_offset                 = 6
ait.page_offset                 = 6
ait.block_offset                = 12
ait.DQs                         = 16
ait.MATs                        = 128
    
ait.rank_order                  = 2
ait.bank_order                  = 1
ait.bankgroup_order             = 0
ait.half_order                  = 6
ait.partition_order             = 3
ait.row_order                   = 4
ait.col_order                   = 5

ait.rank_bits                   = 0
ait.bank_bits                   = 2
ait.bankgroup_bits              = 1
ait.half_bits                   = 0
ait.partition_bits              = 3
ait.row_bits                    = 13
ait.col_bits                    = 7

ait.ucmde[0].dbg_msg                 = false
ait.ucmde[0].policy                  = FRFCFS
ait.ucmde[0].arbitrate_scheme        = BANK_FIRST_RR
ait.ucmde[0].page_policy             = OPEN_PAGE
ait.ucmde[0].size_reqlist            = 64
ait.ucmde[0].powerdown               = false
ait.ucmde[0].AR                      = true  # auto-refresh
ait.ucmde[0].SR                      = false # self-refresh
ait.ucmde[0].decouple_datapath       = false
ait.ucmde[0].threshold_starvation    = 4
ait.ucmde[0].powerdown_mode          = FAST_EXIT
ait.ucmde[0].AR.threshold_postpone   = 0
    
ait.ucmde[0].XAW                     = 4
ait.ucmde[0].AR.FGR.order            = 1  # Fine granularity refresh
ait.ucmde[0].AR.type                 = ALL_BANK
ait.ucmde[0].AR.tREFW                = 85333334
ait.ucmde[0].AR.tRFC                 = 467
ait.ucmde[0].tCMD                    = 1
ait.ucmde[0].tCL                     = 19
ait.ucmde[0].tRCD                    = 19
ait.ucmde[0].tRP                     = 19
ait.ucmde[0].tRAS                    = 43
ait.ucmde[0].tCWL                    = 18
ait.ucmde[0].tRRD_L                  = 9
ait.ucmde[0].tRRD_S                  = 8
ait.ucmde[0].tCCD_L                  = 7
ait.ucmde[0].tCCD_S                  = 4
ait.ucmde[0].tWTR_L                  = 10
ait.ucmde[0].tWTR_S                  = 4
ait.ucmde[0].tXAW                    = 40
ait.ucmde[0].tRTRS                   = 1
ait.ucmde[0].tPPD                    = 0   # non-zero for LPDDR4. MIN=4nCK
ait.ucmde[0].tAL                     = 0
ait.ucmde[0].tWR                     = 20  # MIN=15ns
ait.ucmde[0].tRTP                    = 10  # MIN=7.5ns or 4nCK
ait.ucmde[0].PD.tRDPDEN              = 24  # MIN=tAL+tCL+4+1
ait.ucmde[0].PD.tWRPDEN              = 42  # MIN=tAL+tCWL+4+tWR/tCK
ait.ucmde[0].PD.tWRAPDEN             = 43  # MIN=tAL+tCWL+4+tWR+1
ait.ucmde[0].PD.tPD                  = 7   # MIN=5ns or 3nCK
ait.ucmde[0].PD.tXP                  = 8   # MIN=6ns or 4nCK
ait.ucmde[0].PD.tXPDLL               = 32  # MIN=24ns or 10nCK
ait.ucmde[0].SR.tCKESR               = 8   # MIN=tCKE+1nCK (MIN[tCKE]=5ns or 3nCK)
ait.ucmde[0].SR.tXS                  = 270 # MIN=tRFC+10ns
ait.ucmde[0].SR.tXSDLL               = 854 # MIN=tDLLK
    
ait.ucmde[0].VDD                     = 1.2
ait.ucmde[0].IDD0                    = 55
ait.ucmde[0].IDD2P0                  = 30
ait.ucmde[0].IDD2P1                  = 30
ait.ucmde[0].IDD2N                   = 36
ait.ucmde[0].IDD3P                   = 32
ait.ucmde[0].IDD3N                   = 40
ait.ucmde[0].IDD4R                   = 151
ait.ucmde[0].IDD4W                   = 119
ait.ucmde[0].IDD5                    = 45
ait.ucmde[0].IDD6                    = 32

ait.media[0].data_enable             = true
ait.media[0].true_enable             = false

### Read-Modify-Write ###
rmw.dbg_msg                     = false
rmw.size_cmdq                   = 2
rmw.size_rmwq                   = 64
rmw.size_db.HostRMW             = 64
rmw.size_db.BLKMGR              = 64
rmw.size_db.WDTP                = 4
rmw.size_db.RDTP                = 1
rmw.size_db.PTRSCB              = 1
rmw.servWeights[0]              = 1
rmw.servWeights[1]              = 1
rmw.servWeights[2]              = 1
rmw.servWeights[3]              = 1
rmw.servWeights[4]              = 1
rmw.maxLevelRMWQ_RD             = 32
rmw.maxLevelRMWQ_WR             = 32
rmw.maxStarvRMW_RD              = 16
rmw.maxStarvRMW_WR              = 16
rmw.maxFlushRMW_RD              = 16
rmw.maxFlushRMW_WR              = 16
rmw.tDBUF                       = 1
rmw.intr_th_WLV                 = 1024

### Data Path Unit ###
dpu[0].dbg_msg                     = false
dpu[0].wbuffer_size                = 64
dpu[0].tECC_WR                     = 9
dpu[0].tECC_RD                     = 15
dpu[0].tBURST                      = 4
dpu[0].ecc_enable                  = true
dpu[0].ecc_capability              = 1

### JEDEC back-end (timings @ 1333MHz DDR4 8Gb x16) ###
ucmde.jedec[0].dbg_msg                 = false
ucmde.jedec[0].policy                  = FRFCFS
ucmde.jedec[0].arbitrate_scheme        = BANK_FIRST_RR
ucmde.jedec[0].page_policy             = OPEN_PAGE
ucmde.jedec[0].size_reqlist            = 64
ucmde.jedec[0].powerdown               = false
ucmde.jedec[0].AR                      = false # auto-refresh
ucmde.jedec[0].SR                      = false # self-refresh
ucmde.jedec[0].threshold_starvation    = 4
ucmde.jedec[0].powerdown_mode          = FAST_EXIT
ucmde.jedec[0].AR.threshold_postpone   = 0

ucmde.jedec[0].XAW                     = 4
ucmde.jedec[0].AR.FGR.order            = 1  # Fine granularity refresh
ucmde.jedec[0].AR.type                 = ALL_BANK
ucmde.jedec[0].AR.per_bank             = false
ucmde.jedec[0].AR.tREFW                = 85333334
ucmde.jedec[0].AR.tRFC                 = 467
ucmde.jedec[0].tCMD                    = 1
ucmde.jedec[0].tCL                     = 19
ucmde.jedec[0].tRCD                    = 133 # 100 ns
ucmde.jedec[0].tRP                     = 19
ucmde.jedec[0].tRAS                    = 133 # no restoration time in PCM
ucmde.jedec[0].tCWL                    = 18
ucmde.jedec[0].tRRD_L                  = 9
ucmde.jedec[0].tRRD_S                  = 8
ucmde.jedec[0].tCCD_L                  = 7
ucmde.jedec[0].tCCD_S                  = 4
ucmde.jedec[0].tWTR_L                  = 10
ucmde.jedec[0].tWTR_S                  = 4
ucmde.jedec[0].tXAW                    = 40
ucmde.jedec[0].tRTRS                   = 1
ucmde.jedec[0].tPPD                    = 0   # non-zero for LPDDR4. MIN=4nCK
ucmde.jedec[0].tAL                     = 0
ucmde.jedec[0].tWR                     = 200 # 150 ns 
ucmde.jedec[0].tRTP                    = 10  
ucmde.jedec[0].PD.tRDPDEN              = 24  
ucmde.jedec[0].PD.tWRPDEN              = 42  
ucmde.jedec[0].PD.tWRAPDEN             = 43  
ucmde.jedec[0].PD.tPD                  = 7   
ucmde.jedec[0].PD.tXP                  = 8   
ucmde.jedec[0].PD.tXPDLL               = 32  
ucmde.jedec[0].SR.tCKESR               = 8   
ucmde.jedec[0].SR.tXS                  = 270 
ucmde.jedec[0].SR.tXSDLL               = 854 

ucmde.jedec[0].VDD                     = 1.2
ucmde.jedec[0].IDD0                    = 17
ucmde.jedec[0].IDD2P0                  = 0
ucmde.jedec[0].IDD2P1                  = 0
ucmde.jedec[0].IDD2N                   = 17
ucmde.jedec[0].IDD3P                   = 0
ucmde.jedec[0].IDD3N                   = 12
ucmde.jedec[0].IDD4R                   = 404
ucmde.jedec[0].IDD4W                   = 469
ucmde.jedec[0].IDD5                    = 0
ucmde.jedec[0].IDD6                    = 0

media.jedec[0].data_enable             = false
media.jedec[0].meta_enable             = true
media.jedec[0].true_enable             = false

