

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Tue Feb 11 01:20:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.294 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 4 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 5 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 6 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 7 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 8 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 9 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 10 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 11 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 12 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 13 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 14 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 15 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 16 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 17 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 18 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 19 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.41ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_4_val_read, i3 5, i13 %data_5_val_read, i3 6, i13 %data_6_val_read, i13 0, i3 %idx_read"   --->   Operation 20 'sparsemux' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_167)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_1533, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_167)   --->   "%xor_ln42 = xor i1 %tmp_1536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_167 = and i1 %tmp_1535, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'and' 'and_ln42_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln42_95 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'icmp' 'icmp_ln42_95' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln42_96 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'icmp' 'icmp_ln42_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln42_97 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%select_ln42 = select i1 %and_ln42_167, i1 %icmp_ln42_96, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_142 = xor i1 %tmp_1537, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%and_ln42_168 = and i1 %icmp_ln42_95, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'and' 'and_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%select_ln42_95 = select i1 %and_ln42_167, i1 %and_ln42_168, i1 %icmp_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'select' 'select_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%and_ln42_169 = and i1 %and_ln42_167, i1 %icmp_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%xor_ln42_95 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%or_ln42_71 = or i1 %tmp_1536, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_170)   --->   "%xor_ln42_96 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_170 = and i1 %or_ln42_71, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'and' 'and_ln42_170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_171 = and i1 %tmp_1536, i1 %select_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'and' 'and_ln42_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%or_ln42_106 = or i1 %and_ln42_169, i1 %and_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%xor_ln42_97 = xor i1 %or_ln42_106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_72)   --->   "%and_ln42_172 = and i1 %tmp, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'and' 'and_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_72 = or i1 %and_ln42_170, i1 %and_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.89ns)   --->   "%mul_ln73_23 = mul i26 %sext_ln73, i26 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_23, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = trunc i26 %mul_ln73_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'trunc' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%icmp_ln42_98 = icmp_ne  i8 %trunc_ln42_34, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'icmp' 'icmp_ln42_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_174)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_73 = or i1 %tmp_1539, i1 %icmp_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_173 = and i1 %or_ln42_73, i1 %tmp_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_23 = zext i1 %and_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_23 = add i13 %trunc_ln42_s, i13 %zext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'bitselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_174)   --->   "%xor_ln42_98 = xor i1 %tmp_1542, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_174 = and i1 %tmp_1541, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'and' 'and_ln42_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_23, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.57ns)   --->   "%icmp_ln42_99 = icmp_eq  i3 %tmp_557, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_99' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_23, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_100 = icmp_eq  i4 %tmp_558, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln42_101 = icmp_eq  i4 %tmp_558, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'icmp' 'icmp_ln42_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%select_ln42_98 = select i1 %and_ln42_174, i1 %icmp_ln42_100, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%tmp_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_143 = xor i1 %tmp_1543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%and_ln42_175 = and i1 %icmp_ln42_99, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'and' 'and_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%select_ln42_99 = select i1 %and_ln42_174, i1 %and_ln42_175, i1 %icmp_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'select' 'select_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%and_ln42_176 = and i1 %and_ln42_174, i1 %icmp_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'and' 'and_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%xor_ln42_99 = xor i1 %select_ln42_98, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%or_ln42_74 = or i1 %tmp_1542, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_177)   --->   "%xor_ln42_100 = xor i1 %tmp_1538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_177 = and i1 %or_ln42_74, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_177' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_178 = and i1 %tmp_1542, i1 %select_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%or_ln42_107 = or i1 %and_ln42_176, i1 %and_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%xor_ln42_101 = xor i1 %or_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_75)   --->   "%and_ln42_179 = and i1 %tmp_1538, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'and' 'and_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_75 = or i1 %and_ln42_177, i1 %and_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.89ns)   --->   "%mul_ln73_24 = mul i26 %sext_ln73, i26 %sext_ln73_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_24, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i26 %mul_ln73_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'trunc' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.70ns)   --->   "%icmp_ln42_102 = icmp_ne  i8 %trunc_ln42_35, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'icmp' 'icmp_ln42_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_181)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_76 = or i1 %tmp_1545, i1 %icmp_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_180 = and i1 %or_ln42_76, i1 %tmp_1546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'and' 'and_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_24 = zext i1 %and_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_24 = add i13 %trunc_ln42_21, i13 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_181)   --->   "%xor_ln42_102 = xor i1 %tmp_1548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_181 = and i1 %tmp_1547, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'and' 'and_ln42_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_559 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_24, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.57ns)   --->   "%icmp_ln42_103 = icmp_eq  i3 %tmp_559, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'icmp' 'icmp_ln42_103' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_24, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_104 = icmp_eq  i4 %tmp_560, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln42_105 = icmp_eq  i4 %tmp_560, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'icmp' 'icmp_ln42_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%select_ln42_102 = select i1 %and_ln42_181, i1 %icmp_ln42_104, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_144 = xor i1 %tmp_1549, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%and_ln42_182 = and i1 %icmp_ln42_103, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'and' 'and_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%select_ln42_103 = select i1 %and_ln42_181, i1 %and_ln42_182, i1 %icmp_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'select' 'select_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%and_ln42_183 = and i1 %and_ln42_181, i1 %icmp_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'and' 'and_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%xor_ln42_103 = xor i1 %select_ln42_102, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%or_ln42_77 = or i1 %tmp_1548, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_184)   --->   "%xor_ln42_104 = xor i1 %tmp_1544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_184 = and i1 %or_ln42_77, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_185 = and i1 %tmp_1548, i1 %select_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%or_ln42_108 = or i1 %and_ln42_183, i1 %and_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%xor_ln42_105 = xor i1 %or_ln42_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_78)   --->   "%and_ln42_186 = and i1 %tmp_1544, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'and' 'and_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_78 = or i1 %and_ln42_184, i1 %and_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.89ns)   --->   "%mul_ln73_25 = mul i26 %sext_ln73, i26 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'bitselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_22 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_25, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i26 %mul_ln73_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'trunc' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_106 = icmp_ne  i8 %trunc_ln42_36, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_188)   --->   "%tmp_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'bitselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_79 = or i1 %tmp_1551, i1 %icmp_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_187 = and i1 %or_ln42_79, i1 %tmp_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'and' 'and_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_25 = zext i1 %and_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_25 = add i13 %trunc_ln42_22, i13 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_188)   --->   "%xor_ln42_106 = xor i1 %tmp_1554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_188 = and i1 %tmp_1553, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'and' 'and_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_25, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.57ns)   --->   "%icmp_ln42_107 = icmp_eq  i3 %tmp_561, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_107' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_562 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_25, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln42_108 = icmp_eq  i4 %tmp_562, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln42_109 = icmp_eq  i4 %tmp_562, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'icmp' 'icmp_ln42_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%select_ln42_106 = select i1 %and_ln42_188, i1 %icmp_ln42_108, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%tmp_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_145 = xor i1 %tmp_1555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%and_ln42_189 = and i1 %icmp_ln42_107, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%select_ln42_107 = select i1 %and_ln42_188, i1 %and_ln42_189, i1 %icmp_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'select' 'select_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%and_ln42_190 = and i1 %and_ln42_188, i1 %icmp_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%xor_ln42_107 = xor i1 %select_ln42_106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%or_ln42_80 = or i1 %tmp_1554, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_191)   --->   "%xor_ln42_108 = xor i1 %tmp_1550, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_191 = and i1 %or_ln42_80, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'and' 'and_ln42_191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_192 = and i1 %tmp_1554, i1 %select_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%or_ln42_109 = or i1 %and_ln42_190, i1 %and_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%xor_ln42_109 = xor i1 %or_ln42_109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_81)   --->   "%and_ln42_193 = and i1 %tmp_1550, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_81 = or i1 %and_ln42_191, i1 %and_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.89ns)   --->   "%mul_ln73_26 = mul i26 %sext_ln73, i26 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_23 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_26, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i26 %mul_ln73_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'trunc' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.70ns)   --->   "%icmp_ln42_110 = icmp_ne  i8 %trunc_ln42_37, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'icmp' 'icmp_ln42_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_82 = or i1 %tmp_1557, i1 %icmp_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_194 = and i1 %or_ln42_82, i1 %tmp_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_26 = zext i1 %and_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_26 = add i13 %trunc_ln42_23, i13 %zext_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%xor_ln42_110 = xor i1 %tmp_1560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_195 = and i1 %tmp_1559, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_26, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.57ns)   --->   "%icmp_ln42_111 = icmp_eq  i3 %tmp_563, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_26, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_112 = icmp_eq  i4 %tmp_564, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i4 %tmp_564, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%select_ln42_110 = select i1 %and_ln42_195, i1 %icmp_ln42_112, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_146 = xor i1 %tmp_1561, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%and_ln42_196 = and i1 %icmp_ln42_111, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_195, i1 %and_ln42_196, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%and_ln42_197 = and i1 %and_ln42_195, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_111 = xor i1 %select_ln42_110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%or_ln42_83 = or i1 %tmp_1560, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_112 = xor i1 %tmp_1556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_198 = and i1 %or_ln42_83, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %tmp_1560, i1 %select_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%or_ln42_110 = or i1 %and_ln42_197, i1 %and_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%xor_ln42_113 = xor i1 %or_ln42_110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_84)   --->   "%and_ln42_200 = and i1 %tmp_1556, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_84 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_27 = mul i26 %sext_ln73, i26 %sext_ln73_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_27, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i26 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_114 = icmp_ne  i8 %trunc_ln42_38, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_85 = or i1 %tmp_1563, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_201 = and i1 %or_ln42_85, i1 %tmp_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_27 = add i13 %trunc_ln42_24, i13 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%xor_ln42_114 = xor i1 %tmp_1566, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_202 = and i1 %tmp_1565, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_27, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_115 = icmp_eq  i3 %tmp_565, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_27, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_116 = icmp_eq  i4 %tmp_566, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i4 %tmp_566, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%select_ln42_114 = select i1 %and_ln42_202, i1 %icmp_ln42_116, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_147 = xor i1 %tmp_1567, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%and_ln42_203 = and i1 %icmp_ln42_115, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_202, i1 %and_ln42_203, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%and_ln42_204 = and i1 %and_ln42_202, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_115 = xor i1 %select_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%or_ln42_86 = or i1 %tmp_1566, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_116 = xor i1 %tmp_1562, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_205 = and i1 %or_ln42_86, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %tmp_1566, i1 %select_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%or_ln42_111 = or i1 %and_ln42_204, i1 %and_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%xor_ln42_117 = xor i1 %or_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_87)   --->   "%and_ln42_207 = and i1 %tmp_1562, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_87 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.41ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_5_val_read, i3 5, i13 %data_6_val_read, i3 6, i13 %data_7_val_read, i13 0, i3 %idx_read"   --->   Operation 238 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.89ns)   --->   "%mul_ln73_28 = mul i26 %sext_ln73_33, i26 %sext_ln73_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_25 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_28, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i26 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'trunc' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_118 = icmp_ne  i8 %trunc_ln42_39, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_88 = or i1 %tmp_1569, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_208 = and i1 %or_ln42_88, i1 %tmp_1570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_28 = add i13 %trunc_ln42_25, i13 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%xor_ln42_118 = xor i1 %tmp_1572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_209 = and i1 %tmp_1571, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_28, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.57ns)   --->   "%icmp_ln42_119 = icmp_eq  i3 %tmp_567, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_28, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%icmp_ln42_120 = icmp_eq  i4 %tmp_568, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i4 %tmp_568, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%select_ln42_118 = select i1 %and_ln42_209, i1 %icmp_ln42_120, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_148 = xor i1 %tmp_1573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%and_ln42_210 = and i1 %icmp_ln42_119, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_209, i1 %and_ln42_210, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%and_ln42_211 = and i1 %and_ln42_209, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_119 = xor i1 %select_ln42_118, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%or_ln42_89 = or i1 %tmp_1572, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_120 = xor i1 %tmp_1568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_212 = and i1 %or_ln42_89, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %tmp_1572, i1 %select_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%or_ln42_112 = or i1 %and_ln42_211, i1 %and_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%xor_ln42_121 = xor i1 %or_ln42_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_90)   --->   "%and_ln42_214 = and i1 %tmp_1568, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_90 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.89ns)   --->   "%mul_ln73_29 = mul i26 %sext_ln73_33, i26 %sext_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_26 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_29, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i26 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'trunc' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_122 = icmp_ne  i8 %trunc_ln42_40, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_91 = or i1 %tmp_1575, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_215 = and i1 %or_ln42_91, i1 %tmp_1576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_29 = add i13 %trunc_ln42_26, i13 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%xor_ln42_122 = xor i1 %tmp_1578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_216 = and i1 %tmp_1577, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_29, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.57ns)   --->   "%icmp_ln42_123 = icmp_eq  i3 %tmp_569, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_29, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.70ns)   --->   "%icmp_ln42_124 = icmp_eq  i4 %tmp_570, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i4 %tmp_570, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%select_ln42_122 = select i1 %and_ln42_216, i1 %icmp_ln42_124, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_149 = xor i1 %tmp_1579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%and_ln42_217 = and i1 %icmp_ln42_123, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_216, i1 %and_ln42_217, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%and_ln42_218 = and i1 %and_ln42_216, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_123 = xor i1 %select_ln42_122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%or_ln42_92 = or i1 %tmp_1578, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_124 = xor i1 %tmp_1574, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_219 = and i1 %or_ln42_92, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %tmp_1578, i1 %select_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%or_ln42_113 = or i1 %and_ln42_218, i1 %and_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%xor_ln42_125 = xor i1 %or_ln42_113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_93)   --->   "%and_ln42_221 = and i1 %tmp_1574, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_93 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.89ns)   --->   "%mul_ln73_30 = mul i26 %sext_ln73_33, i26 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_30, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i26 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'trunc' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln42_126 = icmp_ne  i8 %trunc_ln42_41, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_94 = or i1 %tmp_1581, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_222 = and i1 %or_ln42_94, i1 %tmp_1582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_30 = add i13 %trunc_ln42_27, i13 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%xor_ln42_126 = xor i1 %tmp_1584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_223 = and i1 %tmp_1583, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_30, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.57ns)   --->   "%icmp_ln42_127 = icmp_eq  i3 %tmp_571, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_30, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.70ns)   --->   "%icmp_ln42_128 = icmp_eq  i4 %tmp_572, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i4 %tmp_572, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%select_ln42_126 = select i1 %and_ln42_223, i1 %icmp_ln42_128, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_150 = xor i1 %tmp_1585, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%and_ln42_224 = and i1 %icmp_ln42_127, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_223, i1 %and_ln42_224, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%and_ln42_225 = and i1 %and_ln42_223, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_127 = xor i1 %select_ln42_126, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%or_ln42_95 = or i1 %tmp_1584, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_128 = xor i1 %tmp_1580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_226 = and i1 %or_ln42_95, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %tmp_1584, i1 %select_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%or_ln42_114 = or i1 %and_ln42_225, i1 %and_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%xor_ln42_129 = xor i1 %or_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_96)   --->   "%and_ln42_228 = and i1 %tmp_1580, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_96 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'or' 'or_ln42_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.89ns)   --->   "%mul_ln73_31 = mul i26 %sext_ln73_33, i26 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_28 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_31, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i26 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'trunc' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.70ns)   --->   "%icmp_ln42_130 = icmp_ne  i8 %trunc_ln42_42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_97 = or i1 %tmp_1587, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'or' 'or_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_229 = and i1 %or_ln42_97, i1 %tmp_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_31 = add i13 %trunc_ln42_28, i13 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%xor_ln42_130 = xor i1 %tmp_1590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_230 = and i1 %tmp_1589, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_31, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.57ns)   --->   "%icmp_ln42_131 = icmp_eq  i3 %tmp_573, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_31, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln42_132 = icmp_eq  i4 %tmp_574, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i4 %tmp_574, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%select_ln42_130 = select i1 %and_ln42_230, i1 %icmp_ln42_132, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'bitselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_151 = xor i1 %tmp_1591, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%and_ln42_231 = and i1 %icmp_ln42_131, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_230, i1 %and_ln42_231, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%and_ln42_232 = and i1 %and_ln42_230, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_131 = xor i1 %select_ln42_130, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%or_ln42_98 = or i1 %tmp_1590, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'or' 'or_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_132 = xor i1 %tmp_1586, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_233 = and i1 %or_ln42_98, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %tmp_1590, i1 %select_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%or_ln42_115 = or i1 %and_ln42_232, i1 %and_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%xor_ln42_133 = xor i1 %or_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_99)   --->   "%and_ln42_235 = and i1 %tmp_1586, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_99 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'or' 'or_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_32 = mul i26 %sext_ln73_33, i26 %sext_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_29 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_32, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i26 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_134 = icmp_ne  i8 %trunc_ln42_43, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_100 = or i1 %tmp_1593, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_236 = and i1 %or_ln42_100, i1 %tmp_1594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_32 = add i13 %trunc_ln42_29, i13 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%xor_ln42_134 = xor i1 %tmp_1596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_237 = and i1 %tmp_1595, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_32, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_135 = icmp_eq  i3 %tmp_575, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_576 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_32, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_136 = icmp_eq  i4 %tmp_576, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i4 %tmp_576, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%select_ln42_134 = select i1 %and_ln42_237, i1 %icmp_ln42_136, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_152 = xor i1 %tmp_1597, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%and_ln42_238 = and i1 %icmp_ln42_135, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_237, i1 %and_ln42_238, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%and_ln42_239 = and i1 %and_ln42_237, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_135 = xor i1 %select_ln42_134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%or_ln42_101 = or i1 %tmp_1596, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'or' 'or_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_136 = xor i1 %tmp_1592, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_240 = and i1 %or_ln42_101, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %tmp_1596, i1 %select_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%or_ln42_116 = or i1 %and_ln42_239, i1 %and_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%xor_ln42_137 = xor i1 %or_ln42_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_102)   --->   "%and_ln42_242 = and i1 %tmp_1592, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_102 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (1.89ns)   --->   "%mul_ln73_33 = mul i26 %sext_ln73_33, i26 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_33, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'bitselect' 'tmp_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i26 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'trunc' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_138 = icmp_ne  i8 %trunc_ln42_44, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_103 = or i1 %tmp_1599, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'or' 'or_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_243 = and i1 %or_ln42_103, i1 %tmp_1600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_33 = add i13 %trunc_ln42_30, i13 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%xor_ln42_138 = xor i1 %tmp_1602, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_244 = and i1 %tmp_1601, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_33, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.57ns)   --->   "%icmp_ln42_139 = icmp_eq  i3 %tmp_577, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_33, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.70ns)   --->   "%icmp_ln42_140 = icmp_eq  i4 %tmp_578, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i4 %tmp_578, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%select_ln42_138 = select i1 %and_ln42_244, i1 %icmp_ln42_140, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_153 = xor i1 %tmp_1603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%and_ln42_245 = and i1 %icmp_ln42_139, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_244, i1 %and_ln42_245, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%and_ln42_246 = and i1 %and_ln42_244, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_139 = xor i1 %select_ln42_138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%or_ln42_104 = or i1 %tmp_1602, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'or' 'or_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_140 = xor i1 %tmp_1598, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_247 = and i1 %or_ln42_104, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %tmp_1602, i1 %select_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%or_ln42_117 = or i1 %and_ln42_246, i1 %and_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%xor_ln42_141 = xor i1 %or_ln42_117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_105)   --->   "%and_ln42_249 = and i1 %tmp_1598, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_105 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 456 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 457 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_97)   --->   "%select_ln42_96 = select i1 %and_ln42_170, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'select' 'select_ln42_96' <Predicate = (or_ln42_72)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_97 = select i1 %or_ln42_72, i13 %select_ln42_96, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_101)   --->   "%select_ln42_100 = select i1 %and_ln42_177, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'select' 'select_ln42_100' <Predicate = (or_ln42_75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_101 = select i1 %or_ln42_75, i13 %select_ln42_100, i13 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_105)   --->   "%select_ln42_104 = select i1 %and_ln42_184, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'select' 'select_ln42_104' <Predicate = (or_ln42_78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_105 = select i1 %or_ln42_78, i13 %select_ln42_104, i13 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_109)   --->   "%select_ln42_108 = select i1 %and_ln42_191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'select' 'select_ln42_108' <Predicate = (or_ln42_81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_109 = select i1 %or_ln42_81, i13 %select_ln42_108, i13 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_113)   --->   "%select_ln42_112 = select i1 %and_ln42_198, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_112' <Predicate = (or_ln42_84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_113 = select i1 %or_ln42_84, i13 %select_ln42_112, i13 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_117)   --->   "%select_ln42_116 = select i1 %and_ln42_205, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_116' <Predicate = (or_ln42_87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_117 = select i1 %or_ln42_87, i13 %select_ln42_116, i13 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_121)   --->   "%select_ln42_120 = select i1 %and_ln42_212, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'select' 'select_ln42_120' <Predicate = (or_ln42_90)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_121 = select i1 %or_ln42_90, i13 %select_ln42_120, i13 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_125)   --->   "%select_ln42_124 = select i1 %and_ln42_219, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_124' <Predicate = (or_ln42_93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_125 = select i1 %or_ln42_93, i13 %select_ln42_124, i13 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_129)   --->   "%select_ln42_128 = select i1 %and_ln42_226, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'select' 'select_ln42_128' <Predicate = (or_ln42_96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_129 = select i1 %or_ln42_96, i13 %select_ln42_128, i13 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_133)   --->   "%select_ln42_132 = select i1 %and_ln42_233, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'select' 'select_ln42_132' <Predicate = (or_ln42_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_133 = select i1 %or_ln42_99, i13 %select_ln42_132, i13 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_137)   --->   "%select_ln42_136 = select i1 %and_ln42_240, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'select' 'select_ln42_136' <Predicate = (or_ln42_102)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_137 = select i1 %or_ln42_102, i13 %select_ln42_136, i13 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_141)   --->   "%select_ln42_140 = select i1 %and_ln42_247, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'select' 'select_ln42_140' <Predicate = (or_ln42_105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_141 = select i1 %or_ln42_105, i13 %select_ln42_140, i13 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 482 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 483 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i13 %select_ln42_121, i13 %select_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 484 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_23, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 485 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 486 'bitselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 487 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%xor_ln58 = xor i1 %tmp_1604, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 488 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%and_ln58 = and i1 %tmp_1605, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 489 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_47 = xor i1 %tmp_1605, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 490 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%and_ln58_23 = and i1 %tmp_1604, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 491 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.12ns)   --->   "%xor_ln58_48 = xor i1 %tmp_1604, i1 %tmp_1605" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 492 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%xor_ln58_49 = xor i1 %xor_ln58_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 493 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 494 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%select_ln58 = select i1 %xor_ln58_48, i13 4095, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 495 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_35 = select i1 %and_ln58_23, i13 4096, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 496 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_36 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 497 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i13 %select_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 498 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i13 %select_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 499 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i13 %select_ln42_125, i13 %select_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 500 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_25, i14 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 501 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 502 'bitselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 503 'bitselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%xor_ln58_50 = xor i1 %tmp_1606, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 504 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%and_ln58_24 = and i1 %tmp_1607, i1 %xor_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 505 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_51 = xor i1 %tmp_1607, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 506 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%and_ln58_25 = and i1 %tmp_1606, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 507 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.12ns)   --->   "%xor_ln58_52 = xor i1 %tmp_1606, i1 %tmp_1607" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 508 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%xor_ln58_53 = xor i1 %xor_ln58_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 509 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%or_ln58_11 = or i1 %and_ln58_24, i1 %xor_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 510 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%select_ln58_37 = select i1 %xor_ln58_52, i13 4095, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 511 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_38 = select i1 %and_ln58_25, i13 4096, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 512 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_39 = select i1 %or_ln58_11, i13 %select_ln58_37, i13 %select_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 513 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i13 %select_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 514 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i13 %select_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 515 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_129, i13 %select_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 516 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i14 %sext_ln58_27, i14 %sext_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 517 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_12, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 518 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 519 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%xor_ln58_54 = xor i1 %tmp_1608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 520 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%and_ln58_26 = and i1 %tmp_1609, i1 %xor_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_55 = xor i1 %tmp_1609, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%and_ln58_27 = and i1 %tmp_1608, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.12ns)   --->   "%xor_ln58_56 = xor i1 %tmp_1608, i1 %tmp_1609" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'xor' 'xor_ln58_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%xor_ln58_57 = xor i1 %xor_ln58_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'xor' 'xor_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%or_ln58_12 = or i1 %and_ln58_26, i1 %xor_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%select_ln58_40 = select i1 %xor_ln58_56, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_41 = select i1 %and_ln58_27, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_42 = select i1 %or_ln58_12, i13 %select_ln58_40, i13 %select_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i13 %select_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i13 %select_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_133, i13 %select_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i14 %sext_ln58_29, i14 %sext_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_13, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%xor_ln58_58 = xor i1 %tmp_1610, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'xor' 'xor_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%and_ln58_28 = and i1 %tmp_1611, i1 %xor_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%xor_ln58_59 = xor i1 %tmp_1611, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'xor' 'xor_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%and_ln58_29 = and i1 %tmp_1610, i1 %xor_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.12ns)   --->   "%xor_ln58_60 = xor i1 %tmp_1610, i1 %tmp_1611" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'xor' 'xor_ln58_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%xor_ln58_61 = xor i1 %xor_ln58_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'xor' 'xor_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%or_ln58_13 = or i1 %and_ln58_28, i1 %xor_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%select_ln58_43 = select i1 %xor_ln58_60, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_44 = select i1 %and_ln58_29, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_45 = select i1 %or_ln58_13, i13 %select_ln58_43, i13 %select_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'select' 'select_ln58_45' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i13 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i13 %select_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_137, i13 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i14 %sext_ln58_31, i14 %sext_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_14, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%xor_ln58_62 = xor i1 %tmp_1612, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'xor' 'xor_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%and_ln58_30 = and i1 %tmp_1613, i1 %xor_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%xor_ln58_63 = xor i1 %tmp_1613, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'xor' 'xor_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%and_ln58_31 = and i1 %tmp_1612, i1 %xor_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns)   --->   "%xor_ln58_64 = xor i1 %tmp_1612, i1 %tmp_1613" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'xor' 'xor_ln58_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%xor_ln58_65 = xor i1 %xor_ln58_64, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'xor' 'xor_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%or_ln58_14 = or i1 %and_ln58_30, i1 %xor_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%select_ln58_46 = select i1 %xor_ln58_64, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'select' 'select_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_47 = select i1 %and_ln58_31, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_48 = select i1 %or_ln58_14, i13 %select_ln58_46, i13 %select_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'select' 'select_ln58_48' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i13 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i13 %select_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_141, i13 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i14 %sext_ln58_33, i14 %sext_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_15, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%xor_ln58_66 = xor i1 %tmp_1614, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'xor' 'xor_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%and_ln58_32 = and i1 %tmp_1615, i1 %xor_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'and' 'and_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%xor_ln58_67 = xor i1 %tmp_1615, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'xor' 'xor_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%and_ln58_33 = and i1 %tmp_1614, i1 %xor_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'and' 'and_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.12ns)   --->   "%xor_ln58_68 = xor i1 %tmp_1614, i1 %tmp_1615" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'xor' 'xor_ln58_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%xor_ln58_69 = xor i1 %xor_ln58_68, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'xor' 'xor_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%or_ln58_15 = or i1 %and_ln58_32, i1 %xor_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'or' 'or_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%select_ln58_49 = select i1 %xor_ln58_68, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'select' 'select_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_50 = select i1 %and_ln58_33, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_51 = select i1 %or_ln58_15, i13 %select_ln58_49, i13 %select_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'select' 'select_ln58_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 578 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 579 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 580 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 581 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 582 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 583 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 584 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.294ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [20]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [37]  (0.420 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [40]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [46]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [48]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [49]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [51]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [53]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_167', firmware/nnet_utils/nnet_dense_latency.h:42) [54]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_95', firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_171', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_106', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_97', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_172', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_72', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.122 ns)

 <State 2>: 1.716ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln42_96', firmware/nnet_utils/nnet_dense_latency.h:42) [74]  (0.000 ns)
	'select' operation 13 bit ('select_ln42_97', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_18', firmware/nnet_utils/nnet_dense_latency.h:58) [499]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_35', firmware/nnet_utils/nnet_dense_latency.h:58) [511]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [512]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
