$comment
	File created using the following command:
		vcd file aula05_2.msim.vcd -direction
$end
$date
	Mon Sep 18 19:21:11 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula05_2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . OpULA [1] $end
$var wire 1 / OpULA [0] $end
$var wire 1 0 PC_OUT [8] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end
$var wire 1 9 RegistradorA [7] $end
$var wire 1 : RegistradorA [6] $end
$var wire 1 ; RegistradorA [5] $end
$var wire 1 < RegistradorA [4] $end
$var wire 1 = RegistradorA [3] $end
$var wire 1 > RegistradorA [2] $end
$var wire 1 ? RegistradorA [1] $end
$var wire 1 @ RegistradorA [0] $end
$var wire 1 A SinaisControleOut [8] $end
$var wire 1 B SinaisControleOut [7] $end
$var wire 1 C SinaisControleOut [6] $end
$var wire 1 D SinaisControleOut [5] $end
$var wire 1 E SinaisControleOut [4] $end
$var wire 1 F SinaisControleOut [3] $end
$var wire 1 G SinaisControleOut [2] $end
$var wire 1 H SinaisControleOut [1] $end
$var wire 1 I SinaisControleOut [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var wire 1 M devoe $end
$var wire 1 N devclrn $end
$var wire 1 O devpor $end
$var wire 1 P ww_devoe $end
$var wire 1 Q ww_devclrn $end
$var wire 1 R ww_devpor $end
$var wire 1 S ww_CLOCK_50 $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_PC_OUT [8] $end
$var wire 1 Y ww_PC_OUT [7] $end
$var wire 1 Z ww_PC_OUT [6] $end
$var wire 1 [ ww_PC_OUT [5] $end
$var wire 1 \ ww_PC_OUT [4] $end
$var wire 1 ] ww_PC_OUT [3] $end
$var wire 1 ^ ww_PC_OUT [2] $end
$var wire 1 _ ww_PC_OUT [1] $end
$var wire 1 ` ww_PC_OUT [0] $end
$var wire 1 a ww_OpULA [1] $end
$var wire 1 b ww_OpULA [0] $end
$var wire 1 c ww_SinaisControleOut [8] $end
$var wire 1 d ww_SinaisControleOut [7] $end
$var wire 1 e ww_SinaisControleOut [6] $end
$var wire 1 f ww_SinaisControleOut [5] $end
$var wire 1 g ww_SinaisControleOut [4] $end
$var wire 1 h ww_SinaisControleOut [3] $end
$var wire 1 i ww_SinaisControleOut [2] $end
$var wire 1 j ww_SinaisControleOut [1] $end
$var wire 1 k ww_SinaisControleOut [0] $end
$var wire 1 l ww_EntradaB_ULA [7] $end
$var wire 1 m ww_EntradaB_ULA [6] $end
$var wire 1 n ww_EntradaB_ULA [5] $end
$var wire 1 o ww_EntradaB_ULA [4] $end
$var wire 1 p ww_EntradaB_ULA [3] $end
$var wire 1 q ww_EntradaB_ULA [2] $end
$var wire 1 r ww_EntradaB_ULA [1] $end
$var wire 1 s ww_EntradaB_ULA [0] $end
$var wire 1 t ww_RegistradorA [7] $end
$var wire 1 u ww_RegistradorA [6] $end
$var wire 1 v ww_RegistradorA [5] $end
$var wire 1 w ww_RegistradorA [4] $end
$var wire 1 x ww_RegistradorA [3] $end
$var wire 1 y ww_RegistradorA [2] $end
$var wire 1 z ww_RegistradorA [1] $end
$var wire 1 { ww_RegistradorA [0] $end
$var wire 1 | \CLOCK_50~input_o\ $end
$var wire 1 } \KEY[1]~input_o\ $end
$var wire 1 ~ \KEY[2]~input_o\ $end
$var wire 1 !! \KEY[3]~input_o\ $end
$var wire 1 "! \KEY[0]~input_o\ $end
$var wire 1 #! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 $! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 %! \incrementaPC|Add0~2\ $end
$var wire 1 &! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 '! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 (! \~GND~combout\ $end
$var wire 1 )! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 *! \ROM1|memROM~1_combout\ $end
$var wire 1 +! \ROM1|memROM~7_combout\ $end
$var wire 1 ,! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 -! \ROM1|memROM~8_combout\ $end
$var wire 1 .! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 /! \ROM1|memROM~4_combout\ $end
$var wire 1 0! \ROM1|memROM~2_combout\ $end
$var wire 1 1! \ROM1|memROM~3_combout\ $end
$var wire 1 2! \ROM1|memROM~0_combout\ $end
$var wire 1 3! \UC1|saida~5_combout\ $end
$var wire 1 4! \ZF1|DOUT~0_combout\ $end
$var wire 1 5! \ULA1|saida[0]~0_combout\ $end
$var wire 1 6! \UC1|saida[5]~1_combout\ $end
$var wire 1 7! \UC1|saida[5]~6_combout\ $end
$var wire 1 8! \ULA1|Add0~34_cout\ $end
$var wire 1 9! \ULA1|Add0~1_sumout\ $end
$var wire 1 :! \ULA1|saida[0]~1_combout\ $end
$var wire 1 ;! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 <! \ROM1|memROM~9_combout\ $end
$var wire 1 =! \UC1|saida[0]~3_combout\ $end
$var wire 1 >! \RAM1|ram~165_combout\ $end
$var wire 1 ?! \RAM1|ram~17_q\ $end
$var wire 1 @! \RAM1|ram~166_combout\ $end
$var wire 1 A! \RAM1|ram~25_q\ $end
$var wire 1 B! \RAM1|ram~145_combout\ $end
$var wire 1 C! \RAM1|ram~146_combout\ $end
$var wire 1 D! \MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 E! \ULA1|Add0~2\ $end
$var wire 1 F! \ULA1|Add0~5_sumout\ $end
$var wire 1 G! \ULA1|saida[1]~2_combout\ $end
$var wire 1 H! \RAM1|ram~26_q\ $end
$var wire 1 I! \RAM1|ram~148_combout\ $end
$var wire 1 J! \RAM1|ram~18_q\ $end
$var wire 1 K! \RAM1|ram~147_combout\ $end
$var wire 1 L! \RAM1|ram~149_combout\ $end
$var wire 1 M! \MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 N! \ZF1|DOUT~2_combout\ $end
$var wire 1 O! \UC1|saida[3]~0_combout\ $end
$var wire 1 P! \ULA1|saida[4]~5_combout\ $end
$var wire 1 Q! \RAM1|ram~21_q\ $end
$var wire 1 R! \RAM1|ram~29_q\ $end
$var wire 1 S! \RAM1|ram~155_combout\ $end
$var wire 1 T! \RAM1|ram~156_combout\ $end
$var wire 1 U! \RAM1|ram~28_q\ $end
$var wire 1 V! \RAM1|ram~153_combout\ $end
$var wire 1 W! \RAM1|ram~20_q\ $end
$var wire 1 X! \RAM1|ram~152_combout\ $end
$var wire 1 Y! \RAM1|ram~154_combout\ $end
$var wire 1 Z! \MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 [! \RAM1|ram~19_q\ $end
$var wire 1 \! \RAM1|ram~27_q\ $end
$var wire 1 ]! \RAM1|ram~150_combout\ $end
$var wire 1 ^! \RAM1|ram~151_combout\ $end
$var wire 1 _! \MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 `! \ULA1|Add0~6\ $end
$var wire 1 a! \ULA1|Add0~9_sumout\ $end
$var wire 1 b! \ULA1|saida[2]~3_combout\ $end
$var wire 1 c! \ULA1|Add0~10\ $end
$var wire 1 d! \ULA1|Add0~13_sumout\ $end
$var wire 1 e! \ULA1|saida[3]~4_combout\ $end
$var wire 1 f! \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 g! \ULA1|Add0~14\ $end
$var wire 1 h! \ULA1|Add0~17_sumout\ $end
$var wire 1 i! \ULA1|saida[5]~6_combout\ $end
$var wire 1 j! \RAM1|ram~22_q\ $end
$var wire 1 k! \RAM1|ram~157_combout\ $end
$var wire 1 l! \RAM1|ram~30_q\ $end
$var wire 1 m! \RAM1|ram~158_combout\ $end
$var wire 1 n! \RAM1|ram~159_combout\ $end
$var wire 1 o! \ULA1|Add0~18\ $end
$var wire 1 p! \ULA1|Add0~21_sumout\ $end
$var wire 1 q! \ZF1|DOUT~1_combout\ $end
$var wire 1 r! \RAM1|ram~23_q\ $end
$var wire 1 s! \RAM1|ram~31_q\ $end
$var wire 1 t! \RAM1|ram~160_combout\ $end
$var wire 1 u! \RAM1|ram~161_combout\ $end
$var wire 1 v! \ULA1|Add0~22\ $end
$var wire 1 w! \ULA1|Add0~25_sumout\ $end
$var wire 1 x! \ULA1|saida[6]~7_combout\ $end
$var wire 1 y! \ZF1|DOUT~3_combout\ $end
$var wire 1 z! \RAM1|ram~32_q\ $end
$var wire 1 {! \RAM1|ram~163_combout\ $end
$var wire 1 |! \RAM1|ram~24_q\ $end
$var wire 1 }! \RAM1|ram~162_combout\ $end
$var wire 1 ~! \RAM1|ram~164_combout\ $end
$var wire 1 !" \ULA1|Add0~26\ $end
$var wire 1 "" \ULA1|Add0~29_sumout\ $end
$var wire 1 #" \ULA1|saida[7]~8_combout\ $end
$var wire 1 $" \ZF1|DOUT~4_combout\ $end
$var wire 1 %" \ZF1|DOUT~q\ $end
$var wire 1 &" \LOGDESVIO|saida~0_combout\ $end
$var wire 1 '" \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 (" \ROM1|memROM~6_combout\ $end
$var wire 1 )" \incrementaPC|Add0~6\ $end
$var wire 1 *" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 +" \incrementaPC|Add0~10\ $end
$var wire 1 ," \incrementaPC|Add0~13_sumout\ $end
$var wire 1 -" \incrementaPC|Add0~14\ $end
$var wire 1 ." \incrementaPC|Add0~17_sumout\ $end
$var wire 1 /" \incrementaPC|Add0~18\ $end
$var wire 1 0" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 1" \incrementaPC|Add0~22\ $end
$var wire 1 2" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 3" \incrementaPC|Add0~26\ $end
$var wire 1 4" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 5" \incrementaPC|Add0~30\ $end
$var wire 1 6" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 7" \ROM1|memROM~10_combout\ $end
$var wire 1 8" \ROM1|memROM~5_combout\ $end
$var wire 1 9" \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 :" \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ;" \UC1|Equal7~0_combout\ $end
$var wire 1 <" \UC1|saida[4]~2_combout\ $end
$var wire 1 =" \UC1|saida[1]~4_combout\ $end
$var wire 1 >" \UC1|saida[6]~7_combout\ $end
$var wire 1 ?" \UC1|Equal1~0_combout\ $end
$var wire 1 @" \UC1|saida~8_combout\ $end
$var wire 1 A" \MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 B" \MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 C" \MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 D" \MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 E" \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 F" \PC|DOUT\ [8] $end
$var wire 1 G" \PC|DOUT\ [7] $end
$var wire 1 H" \PC|DOUT\ [6] $end
$var wire 1 I" \PC|DOUT\ [5] $end
$var wire 1 J" \PC|DOUT\ [4] $end
$var wire 1 K" \PC|DOUT\ [3] $end
$var wire 1 L" \PC|DOUT\ [2] $end
$var wire 1 M" \PC|DOUT\ [1] $end
$var wire 1 N" \PC|DOUT\ [0] $end
$var wire 1 O" \REGA|DOUT\ [7] $end
$var wire 1 P" \REGA|DOUT\ [6] $end
$var wire 1 Q" \REGA|DOUT\ [5] $end
$var wire 1 R" \REGA|DOUT\ [4] $end
$var wire 1 S" \REGA|DOUT\ [3] $end
$var wire 1 T" \REGA|DOUT\ [2] $end
$var wire 1 U" \REGA|DOUT\ [1] $end
$var wire 1 V" \REGA|DOUT\ [0] $end
$var wire 1 W" \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 X" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 Y" \ZF1|ALT_INV_DOUT~q\ $end
$var wire 1 Z" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 [" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 \" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ^" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 _" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 `" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 a" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 b" \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 c" \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 t" \MUX_ULA|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 z" \MUX_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 !# \MUX_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 '# \MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 )# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 *# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 .# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 /# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 0# \UC1|ALT_INV_saida~8_combout\ $end
$var wire 1 1# \UC1|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 2# \UC1|ALT_INV_saida~5_combout\ $end
$var wire 1 3# \UC1|ALT_INV_saida[0]~3_combout\ $end
$var wire 1 4# \UC1|ALT_INV_saida[5]~1_combout\ $end
$var wire 1 5# \UC1|ALT_INV_Equal7~0_combout\ $end
$var wire 1 6# \UC1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 :# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ;# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 <# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 =# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ># \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ?# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 @# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 A# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 B# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 C# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 M# \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 N# \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 O# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 P# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 Q# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 R# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 S# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 T# \ZF1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 U# \ZF1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 V# \ZF1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 W# \ZF1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 X# \ULA1|ALT_INV_saida[7]~8_combout\ $end
$var wire 1 Y# \ULA1|ALT_INV_saida[6]~7_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
xL
1M
1N
1O
1P
1Q
1R
xS
x|
x}
x~
x!!
1"!
1#!
1$!
0%!
0&!
0'!
0(!
0)!
1*!
1+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
1c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1W"
1X"
1Y"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
0*#
1+#
1,#
1-#
1.#
1/#
10#
01#
12#
03#
14#
15#
06#
17#
18#
19#
0:#
0;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
0T#
1U#
1V#
1W#
1X#
1Y#
x*
x+
x,
1-
xT
xU
xV
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1Z"
1["
1\"
1]"
x^"
1_"
1`"
1a"
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
0"
0#
0$
0%
0&
0'
0(
0)
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
1I
$end
#40000
0-
0W
0"!
0#!
#80000
1-
1W
1"!
1#!
1,!
1L"
0J#
0P#
02!
17"
1*"
0S#
1;#
1^
15!
16!
17!
0=!
0&"
0>"
1@"
18"
16
0/#
00#
11#
13#
04#
0W"
1_!
1<"
1D!
0'#
0z"
0k
1f
1e
0c
1a!
0c!
1b!
0y!
19!
0E!
1:!
0I
1D
0C#
1T#
0A#
1C
0A
1s
1a
1g
1q
1F!
0`!
1d!
0g!
0@#
0B#
1)
1'
1.
1E
1h!
0o!
0a!
1A#
0?#
1p!
0v!
0>#
1w!
0!"
0=#
1""
0<#
#120000
0-
0W
0"!
0#!
#160000
1-
1W
1"!
1#!
1'!
1V"
1;!
1T"
1N"
0L#
0_"
0a"
0R#
0+!
11!
09!
1E!
1a!
0$!
1%!
1<!
07"
1S#
0X"
0A#
1C#
08#
1*#
1`
1y
1{
1&!
0F!
1`!
0_!
05!
06!
07!
1=!
0O!
1;"
1>"
08"
1B#
18
1@
1>
0a!
1c!
1/#
01#
05#
16#
03#
14#
1W"
1z"
1A#
1a!
0:!
1P!
1e!
1i!
1q!
1x!
1#"
0<"
1>!
0D!
0d!
1g!
0b!
1@#
1'#
0X#
0Y#
0V#
0A#
1k
0f
0q
0h!
1o!
0e
1b!
19!
0e!
1?#
1I
0D
0'
0p!
1v!
0C#
0C
0s
0a
0g
0P!
1>#
1:!
0w!
1!"
0)
0.
0E
0i!
0q!
1=#
0""
1V#
0x!
1<#
1Y#
0#"
1X#
#200000
0-
0W
0"!
0#!
#240000
1-
1W
1"!
1#!
0'!
1?!
1[!
1'"
1M"
0N"
1L#
0K#
0Q#
0~"
0-#
1R#
1B!
1]!
10!
0&!
1)"
1$!
0%!
1/!
07#
09#
0|"
0+#
0`
1_
1&!
0)"
0*"
1+"
1C!
1^!
1O!
13!
0=!
0;"
1="
08
17
1,"
1*"
0+"
15#
13#
02#
06#
0{"
0(#
1D!
1_!
0>!
0,"
0z"
0'#
1j
0k
1i
09!
0a!
0I
1H
1G
1A#
1C#
1q
1s
0:!
1N!
0b!
1y!
1)
1'
0T#
0U#
1$"
#280000
0-
0W
0"!
0#!
#320000
1-
1W
1"!
1#!
1'!
1%"
1N"
0L#
0Y"
0R#
00!
01!
12!
0$!
1%!
0/!
0<!
17"
0S#
1X"
17#
0;#
18#
19#
1`
0&!
1)"
03!
1=!
1&"
0="
0@"
18"
18
0*"
1+"
0/#
10#
03#
12#
14!
0N!
0B!
0]!
1,"
1|"
1+#
1U#
0W#
0j
1k
0i
1c
0C!
0^!
1I
0H
0G
1{"
1(#
1A
0D!
0_!
1z"
1'#
19!
1a!
0A#
0C#
0q
0s
1:!
1b!
0y!
0)
0'
1T#
#360000
0-
0W
0"!
0#!
#400000
1-
1W
1"!
1#!
0,!
0'"
0M"
0L"
1J#
1K#
1Q#
1P#
1-!
11!
1&!
0)"
1*"
0+"
08#
0)#
0^
0_
0,"
0*"
0=!
1?"
1@"
07
06
00#
13#
1d
0k
0c
0I
1B
0A
#440000
0-
0W
0"!
0#!
#480000
1-
1W
1"!
1#!
1.!
1K"
0I#
0O#
01!
02!
1+!
0-!
1,"
07"
1S#
1)#
0*#
1;#
18#
1]
15!
16!
17!
0&"
0>"
0?"
08"
15
1/#
11#
04#
0W"
0:!
0b!
1y!
1_!
1<"
1B!
1]!
0|"
0+#
0z"
0T#
0d
1f
1e
0a!
1b!
0y!
1D
0B
1T#
1A#
1C
1a
1g
1q
1.
1E
1'
#520000
0-
0W
0"!
0#!
#560000
1-
1W
1"!
1#!
0'!
0V"
0;!
1'"
1M"
0N"
1L#
0K#
0Q#
1a"
1R#
09!
0+!
10!
11!
0&!
1)"
1$!
0%!
1/!
1<!
0X"
07#
08#
09#
1*#
1C#
0`
1_
0{
1&!
0)"
1*"
1C!
1^!
0_!
13!
05!
06!
07!
1="
1>"
08
17
0@
0*"
01#
14#
1W"
02#
1z"
0{"
0(#
1a!
04!
1N!
0b!
1y!
1D!
1_!
0<"
0z"
0'#
0T#
0U#
1W#
0A#
1j
0f
1i
0q
0e
19!
0E!
0a!
1b!
0y!
1H
1G
0D
0'
1T#
1A#
0C#
0C
0a
0g
1q
1s
1F!
0`!
1:!
0N!
0b!
1y!
0$"
0B#
0.
0E
1)
1'
1a!
0c!
0T#
1U#
1G!
0A#
1d!
0g!
1b!
0y!
0@#
1h!
0o!
1T#
1e!
0?#
1p!
0v!
1P!
1q!
0>#
1w!
0!"
0V#
1i!
0=#
1""
1x!
0<#
0Y#
1#"
0X#
#600000
0-
0W
0"!
0#!
#640000
1-
1W
1"!
1#!
1'!
0%"
1N"
0L#
1Y"
0R#
00!
12!
1("
0$!
1%!
0/!
0<!
17"
0S#
1X"
17#
0.#
0;#
19#
1`
0&!
1)"
0B!
0]!
03!
0="
1?"
18"
18
1*"
0/#
12#
1|"
1+#
0C!
0^!
1{"
1(#
1d
0j
0i
0D!
0_!
0H
0G
1B
1z"
1'#
09!
1E!
0a!
1c!
1A#
1C#
0q
0s
0d!
1g!
0F!
1`!
0:!
0b!
1B#
1@#
0)
0'
1a!
0h!
1o!
0e!
1y!
0G!
1?#
0A#
0p!
1v!
0T#
1b!
0y!
0P!
1>#
0w!
1!"
1T#
0i!
0q!
1=#
0""
1V#
0x!
1<#
1Y#
0#"
1X#
#680000
0-
0W
0"!
0#!
#720000
1-
1W
1"!
1#!
0'!
1,!
0'"
0M"
1L"
0N"
1L#
0J#
1K#
1Q#
0P#
1R#
1+!
01!
0("
1&!
0)"
0*"
1+"
1$!
0%!
1-!
07"
1S#
0)#
1.#
18#
0*#
0`
1^
0_
0&!
0,"
1-"
1*"
0+"
1=!
1&"
0?"
0@"
08"
08
07
16
1,"
0-"
1."
1/#
10#
03#
1B!
1]!
0."
0|"
0+#
0d
1k
1c
1I
0B
1A
#760000
0-
0W
0"!
0#!
#800000
1-
1W
1"!
1#!
#840000
0-
0W
0"!
0#!
#880000
1-
1W
1"!
1#!
#920000
0-
0W
0"!
0#!
#960000
1-
1W
1"!
1#!
#1000000
