
*** Running vivado
    with args -log game_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_top_level.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game_top_level.tcl -notrace
Command: synth_design -top game_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 335.512 ; gain = 100.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:73]
INFO: [Synth 8-638] synthesizing module 'game_top_level' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:44]
INFO: [Synth 8-3491] module 'highscore_mux' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/highscore_mux.vhd:4' bound to instance 'HIGHSCORE_MULTIPLEXOR' of component 'highscore_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:335]
INFO: [Synth 8-638] synthesizing module 'highscore_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/highscore_mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'highscore_mux' (1#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/highscore_mux.vhd:20]
INFO: [Synth 8-3491] module 'top_10' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/top_10.vhd:4' bound to instance 'SCOREBOARD' of component 'top_10' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:350]
INFO: [Synth 8-638] synthesizing module 'top_10' [C:/Users/Daniel/Desktop/Work/ENEL 453/top_10.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_10' (2#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/top_10.vhd:20]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:4' bound to instance 'COMPARER' of component 'comparator' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:365]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:22]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:34' bound to instance 'PLAYER1' of component 'debounce' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:48]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:34' bound to instance 'PLAYER2' of component 'debounce' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:55]
INFO: [Synth 8-3491] module 'game_clock_divider' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:6' bound to instance 'CLOCK_DIV' of component 'game_clock_divider' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:62]
INFO: [Synth 8-638] synthesizing module 'game_clock_divider' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:17]
	Parameter period bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'kHzClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:43]
INFO: [Synth 8-638] synthesizing module 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter' (4#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'thousandthsClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:57]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized1' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized1' (4#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'hundredthsClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:70]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'tenthsClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:82]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'secondClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'game_clock_divider' (5#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clk_divider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'comparator' (6#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/comparator.vhd:22]
INFO: [Synth 8-3491] module 'highscore_store' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/HIGHSCORE_STORE.vhd:6' bound to instance 'HIGHSCORE_STORER' of component 'highscore_store' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:381]
INFO: [Synth 8-638] synthesizing module 'highscore_store' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/HIGHSCORE_STORE.vhd:17]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:34' bound to instance 'UP_COUNT' of component 'debounce' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/HIGHSCORE_STORE.vhd:30]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:34' bound to instance 'DOWN_COUNT' of component 'debounce' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/HIGHSCORE_STORE.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'highscore_store' (7#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/HIGHSCORE_STORE.vhd:17]
INFO: [Synth 8-3491] module 'sliding_disp' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_display.vhd:4' bound to instance 'SLIDING_DISPLAY' of component 'sliding_disp' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:392]
INFO: [Synth 8-638] synthesizing module 'sliding_disp' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_display.vhd:19]
	Parameter period bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'oneHzClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_display.vhd:48]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized3' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized3' (7#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sliding_disp' (8#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_display.vhd:19]
INFO: [Synth 8-3491] module 'three_sec_countdown' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:7' bound to instance 'THREE_SEC_CD' of component 'three_sec_countdown' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:405]
INFO: [Synth 8-638] synthesizing module 'three_sec_countdown' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:20]
	Parameter period bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'oneHzClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:45]
INFO: [Synth 8-638] synthesizing module 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_downcounter' (9#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'singleSecondsClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:61]
INFO: [Synth 8-638] synthesizing module 'game_downcounter__parameterized1' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_downcounter__parameterized1' (9#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 6 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'tensSecondsClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'game_downcounter__parameterized3' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 6 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_downcounter__parameterized3' (9#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'singleMinutesClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:89]
	Parameter period bound to: 6 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'tensMinutesClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'three_sec_countdown' (10#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_clock_divider_2.vhd:20]
INFO: [Synth 8-3491] module 'random_clk' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:6' bound to instance 'RANDOM_CLOCK' of component 'random_clk' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:418]
INFO: [Synth 8-638] synthesizing module 'random_clk' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:15]
WARNING: [Synth 8-5640] Port 'start' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:40]
INFO: [Synth 8-3491] module 'randomizer' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/randomizer.vhd:4' bound to instance 'randomClk' of component 'randomizer' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:52]
INFO: [Synth 8-638] synthesizing module 'randomizer' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/randomizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'randomizer' (11#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/randomizer.vhd:16]
	Parameter period bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'KHzClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:62]
INFO: [Synth 8-638] synthesizing module 'game_downcounter__parameterized5' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_downcounter__parameterized5' (11#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:19]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'thousandthsClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:78]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'hundredthsClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:92]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'tenthsClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:106]
	Parameter period bound to: 10 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'game_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:6' bound to instance 'secondClock' of component 'game_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'random_clk' (12#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/RANDOM_CLK.vhd:15]
INFO: [Synth 8-3491] module 'score_keep' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/SCORE_KEEP.vhd:7' bound to instance 'SCORE_KEEPER' of component 'score_keep' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:426]
INFO: [Synth 8-638] synthesizing module 'score_keep' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/SCORE_KEEP.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'score_keep' (13#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/SCORE_KEEP.vhd:26]
INFO: [Synth 8-3491] module 'time_score_mux' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/TIME_SCORE_MUX.vhd:3' bound to instance 'SCORE_COUNTER_MUX' of component 'time_score_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:444]
INFO: [Synth 8-638] synthesizing module 'time_score_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/TIME_SCORE_MUX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'time_score_mux' (14#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/TIME_SCORE_MUX.vhd:21]
INFO: [Synth 8-3491] module 'countdown_time_mux' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/COUNTDOWN_TIME_MUX.vhd:34' bound to instance 'COUNTDOWN_TIMER_MUX' of component 'countdown_time_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:461]
INFO: [Synth 8-638] synthesizing module 'countdown_time_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/COUNTDOWN_TIME_MUX.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'countdown_time_mux' (15#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/COUNTDOWN_TIME_MUX.vhd:52]
INFO: [Synth 8-3491] module 'sliding_mux' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_mux.vhd:4' bound to instance 'SLIDING_MULTIPLEXOR' of component 'sliding_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sliding_mux' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_mux.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sliding_mux' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sliding_mux.vhd:22]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:224]
INFO: [Synth 8-3491] module 'win_disp' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:4' bound to instance 'WINNER_DISPLAY' of component 'win_disp' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:495]
INFO: [Synth 8-638] synthesizing module 'win_disp' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:19]
WARNING: [Synth 8-5640] Port 'counter_out' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:21]
WARNING: [Synth 8-5640] Port 'b_en' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:21]
WARNING: [Synth 8-5640] Port 'c_en' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:21]
WARNING: [Synth 8-5640] Port 'd_en' is missing in component declaration [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:21]
INFO: [Synth 8-3491] module 'music_box' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:5' bound to instance 'music' of component 'music_box' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:63]
INFO: [Synth 8-638] synthesizing module 'music_box' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:18]
	Parameter period bound to: 34052 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'D' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:39]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized5' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 34052 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized5' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 38221 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'C' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:53]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized7' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 38221 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized7' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 42904 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'Bb' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:67]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized9' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 42904 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized9' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'dutyCycle1' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:81]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized11' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized11' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 32000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'dutyCycle2' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:95]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized13' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 32000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized13' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'noteChanger' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:109]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized15' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 10000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized15' (16#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'music_box' (17#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:18]
	Parameter period bound to: 20000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'game_upcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:6' bound to instance 'oneHzClock' of component 'game_upcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:71]
INFO: [Synth 8-638] synthesizing module 'game_upcounter__parameterized17' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
	Parameter period bound to: 20000000 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'game_upcounter__parameterized17' (17#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'win_disp' (18#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:19]
INFO: [Synth 8-3491] module 'digit_multiplexor' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/digit_multiplexor.vhd:7' bound to instance 'DIGIT_MUX' of component 'digit_multiplexor' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:507]
INFO: [Synth 8-638] synthesizing module 'digit_multiplexor' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/digit_multiplexor.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'digit_multiplexor' (19#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/digit_multiplexor.vhd:18]
INFO: [Synth 8-3491] module 'seven_segment_decoder' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_decoder.vhd:8' bound to instance 'DECODER' of component 'seven_segment_decoder' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:517]
INFO: [Synth 8-638] synthesizing module 'seven_segment_decoder' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_decoder.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_decoder.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_decoder' (20#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_decoder.vhd:22]
INFO: [Synth 8-3491] module 'seven_segment_digit_selector' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_digit_selector.vhd:5' bound to instance 'SELECTOR' of component 'seven_segment_digit_selector' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:531]
INFO: [Synth 8-638] synthesizing module 'seven_segment_digit_selector' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_digit_selector.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_digit_selector' (21#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/seven_segment_digit_selector.vhd:13]
INFO: [Synth 8-3491] module 'vga_module' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:4' bound to instance 'VGA' of component 'vga_module' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:539]
INFO: [Synth 8-638] synthesizing module 'vga_module' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:36]
INFO: [Synth 8-3491] module 'sync_signals_generator' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sync_signal_generator.vhd:7' bound to instance 'VGA_SYNC' of component 'sync_signals_generator' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sync_signals_generator' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sync_signal_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sync_signals_generator' (22#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/sync_signal_generator.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:14]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'vga_downcounter' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_downcounter.vhd:6' bound to instance 'megaHzClock_25MHz' of component 'vga_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:44]
INFO: [Synth 8-638] synthesizing module 'vga_downcounter' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_downcounter.vhd:16]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_downcounter' (23#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_downcounter.vhd:16]
WARNING: [Synth 8-3848] Net kilohertz in module/entity clock_divider does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:17]
WARNING: [Synth 8-3848] Net hundredhertz in module/entity clock_divider does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (24#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_clock_divider.vhd:14]
INFO: [Synth 8-3491] module 'monitor_display' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:6' bound to instance 'MON_DISP' of component 'monitor_display' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:158]
INFO: [Synth 8-638] synthesizing module 'monitor_display' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:46]
INFO: [Synth 8-3491] module 'rectangle' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:3' bound to instance 'LEFT_BACK' of component 'rectangle' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:150]
INFO: [Synth 8-638] synthesizing module 'rectangle' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:18]
WARNING: [Synth 8-614] signal 'start_point_x' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:22]
WARNING: [Synth 8-614] signal 'end_point_x' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:22]
WARNING: [Synth 8-614] signal 'start_point_y' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:22]
WARNING: [Synth 8-614] signal 'end_point_y' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:22]
WARNING: [Synth 8-614] signal 'pixel_colour' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'rectangle' (25#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:18]
INFO: [Synth 8-3491] module 'rectangle' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:3' bound to instance 'CENTER_BACK' of component 'rectangle' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:163]
INFO: [Synth 8-3491] module 'rectangle' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:3' bound to instance 'RIGHT_BACK' of component 'rectangle' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:176]
	Parameter number bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'PLAYER2' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:190]
INFO: [Synth 8-638] synthesizing module 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:22]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'text_unit' (26#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:22]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'word_unit' (27#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'PLAYER1' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:208]
	Parameter number bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'SCORE_WORD' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:226]
INFO: [Synth 8-638] synthesizing module 'word_unit__parameterized2' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'word_unit__parameterized2' (27#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'COUNTDOWN_NUMBER' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:244]
INFO: [Synth 8-638] synthesizing module 'word_unit__parameterized4' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'word_unit__parameterized4' (27#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'SCORE_NUM' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:263]
	Parameter number bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'word_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:7' bound to instance 'PLAYING_TO' of component 'word_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:281]
INFO: [Synth 8-638] synthesizing module 'word_unit__parameterized6' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'REGX' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:53]
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'word_unit__parameterized6' (27#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'CENTER_NUMBER' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:299]
INFO: [Synth 8-638] synthesizing module 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:26]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'SEC' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:87]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'TENTHS' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:101]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'HUNDREDTHS' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:115]
INFO: [Synth 8-3491] module 'text_unit' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:6' bound to instance 'THOUSANDTHS' of component 'text_unit' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:129]
INFO: [Synth 8-3491] module 'rectangle' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/background.vhd:3' bound to instance 'DECIMAL' of component 'rectangle' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:144]
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:159]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'decimal_num' (28#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:26]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_1' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:383]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_2' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:402]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_3' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:421]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_4' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:440]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_5' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:459]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_6' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:478]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_7' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:498]
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'decimal_num' declared at 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/decimal_number.vhd:7' bound to instance 'ROUND_8' of component 'decimal_num' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:517]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
	Parameter number bound to: 4 - type: integer 
	Parameter decimal_place bound to: 3 - type: integer 
	Parameter number bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'word_unit__parameterized8' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'inUses_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'word_unit__parameterized8' (28#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/word_unit.vhd:25]
	Parameter number bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'seconds_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'tenths_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'hundredths_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'thousandths_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'score_p1_dig2_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'score_p1_dig1_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'score_p2_dig2_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'score_p2_dig1_in' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'playing_to_dig2' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'playing_to_dig1' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:627]
WARNING: [Synth 8-614] signal 'in_use' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-614] signal 'pixel_outs_i' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-614] signal 'countdown_enable' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-614] signal 'timer_on' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-614] signal 'player_1_win' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-614] signal 'player_2_win' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:652]
WARNING: [Synth 8-3848] Net pixel_outs_i[23] in module/entity monitor_display does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:142]
WARNING: [Synth 8-3848] Net pixel_outs_i[10] in module/entity monitor_display does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'monitor_display' (29#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/bouncing_box.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:214]
WARNING: [Synth 8-614] signal 'vga_select' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:212]
WARNING: [Synth 8-3848] Net stripe_red in module/entity vga_module does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:130]
WARNING: [Synth 8-3848] Net vga_select in module/entity vga_module does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:103]
WARNING: [Synth 8-3848] Net stripe_green in module/entity vga_module does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:131]
WARNING: [Synth 8-3848] Net stripe_blue in module/entity vga_module does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:132]
WARNING: [Synth 8-3848] Net reset in module/entity vga_module does not have driver. [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'vga_module' (30#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'game_top_level' (31#1) [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/GAME_TOP_LEVEL.vhd:44]
WARNING: [Synth 8-3331] design rectangle has unconnected port clk
WARNING: [Synth 8-3331] design monitor_display has unconnected port reset
WARNING: [Synth 8-3331] design clock_divider has unconnected port kHz
WARNING: [Synth 8-3331] design clock_divider has unconnected port hHz
WARNING: [Synth 8-3331] design clock_divider has unconnected port enable
WARNING: [Synth 8-3331] design music_box has unconnected port enable
WARNING: [Synth 8-3331] design randomizer has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.004 ; gain = 167.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin VGA_SYNC:reset to constant 0 [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin DIVIDER:reset to constant 0 [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/vga_module.vhd:148]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.004 ; gain = 167.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.004 ; gain = 167.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/constrs_1/new/LAB4.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/constrs_1/new/LAB4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/constrs_1/new/LAB4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 772.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 772.613 ; gain = 537.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 772.613 ; gain = 537.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 772.613 ; gain = 537.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/debounce.vhd:50]
INFO: [Synth 8-4471] merging register 'enable_i_reg' into 'reset_used_reg' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element enable_i_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/music_box.vhd:118]
INFO: [Synth 8-4471] merging register 'led4_reg' into 'led3_reg' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:114]
INFO: [Synth 8-4471] merging register 'led2_reg' into 'led1_reg' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element led4_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element led2_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/WIN_DISP.vhd:126]
INFO: [Synth 8-5544] ROM "decoded_bits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_bits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'pixel_output_reg' [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/text_unit.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.613 ; gain = 537.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |word_unit                 |           2|     11768|
|2     |decimal_num               |          11|      6462|
|3     |word_unit__parameterized8 |           2|     23568|
|4     |monitor_display__GCB0     |           1|     20602|
|5     |monitor_display__GCB1     |           1|      7969|
|6     |monitor_display__GCB2     |           1|      8153|
|7     |vga_module__GC0           |           1|       693|
|8     |game_top_level__GC0       |           1|      3874|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1009  
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              160 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 116   
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 90    
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 27    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	  32 Input     15 Bit        Muxes := 116   
	   2 Input     12 Bit        Muxes := 262   
	   3 Input     12 Bit        Muxes := 19    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 56    
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 232   
	   2 Input      1 Bit        Muxes := 2760  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module text_unit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 13    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module text_unit__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module rectangle__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module decimal_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 7     
+---Registers : 
	               11 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module text_unit__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 29    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module text_unit__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module text_unit__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 23    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
Module text_unit__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module text_unit__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module text_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	  32 Input     15 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module word_unit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module rectangle__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rectangle__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rectangle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module monitor_display 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 49    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module sync_signals_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module vga_downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module vga_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module highscore_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module top_10 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module debounce__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debounce__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module highscore_store 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module game_upcounter__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sliding_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module game_downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module three_sec_countdown 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module randomizer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_downcounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module game_downcounter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module random_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module score_keep 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module time_score_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module countdown_time_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sliding_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module game_upcounter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module game_upcounter__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module music_box 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 23    
Module game_upcounter__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module win_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module seven_segment_digit_selector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element COMPARER/CLOCK_DIV/secondClock/zero_i_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/upcounter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element THREE_SEC_CD/tensMinutesClock/zero_i_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element RANDOM_CLOCK/secondClock/zero_i_reg was removed.  [C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.srcs/sources_1/new/game_downcounter.vhd:34]
INFO: [Synth 8-3886] merging instance 'decimal_num:/start_points_i_reg[1][0]' (FD) to 'decimal_num:/start_points_i_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[0]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[1]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[2]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[3]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[4]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[5]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[4].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[3].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[2].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[1].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[6]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[0].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[12].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[11].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[10].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[9].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[8].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[7].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[6].REGX/pixel_output_reg[11]'
INFO: [Synth 8-3886] merging instance 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[7]' (LD) to 'MON_DISPi_1/PLAYING_TO/GEN_TEXT[5].REGX/pixel_output_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[12].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[11].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[10].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[9].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[8].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[7].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[6].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[5].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[4].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[3].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[2].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[1].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[0].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[12].REGX /\decoded_bits_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[11].REGX /\decoded_bits_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[10].REGX /\decoded_bits_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[10].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[9].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[9].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[8].REGX /\decoded_bits_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[8].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[7].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[6].REGX /\decoded_bits_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[6].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[5].REGX /\decoded_bits_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[5].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[4].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[4].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[3].REGX /\decoded_bits_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[3].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[2].REGX /\decoded_bits_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[2].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[1].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[1].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[0].REGX /\decoded_bits_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_1/PLAYING_TO/\GEN_TEXT[0].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/\COUNTDOWN_NUMBER/GEN_TEXT[0].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_1/\COUNTDOWN_NUMBER/GEN_TEXT[0].REGX/decoded_bits_reg[14] )
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__29.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[10]) is unused and will be removed from module text_unit__29.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__29.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__30.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__30.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__30.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__31.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__31.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[7]) is unused and will be removed from module text_unit__31.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__32.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[11]) is unused and will be removed from module text_unit__32.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__32.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__33.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__33.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__33.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__34.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__34.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[7]) is unused and will be removed from module text_unit__34.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__35.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[11]) is unused and will be removed from module text_unit__35.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__35.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__36.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__36.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__37.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[12]) is unused and will be removed from module text_unit__37.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__37.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__38.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__38.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__38.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__39.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__39.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[0]) is unused and will be removed from module text_unit__39.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__40.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[14]) is unused and will be removed from module text_unit__40.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__41.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[14]) is unused and will be removed from module text_unit__41.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[4].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[3].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[2].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[1].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[0].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[2].REGX/decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_2/SCORE_NUM/\GEN_TEXT[0].REGX/decoded_bits_reg[14] )
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[0].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[1].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[2].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[2].REGX/decoded_bits_reg[9]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[3].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[4].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[0].REGX/decoded_bits_reg[14]) is unused and will be removed from module word_unit__parameterized2__1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/\right_back_pix_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_3/\right_back_pix_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[4].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[3].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[2].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[1].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[0].REGX/pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[4].REGX/decoded_bits_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MON_DISPi_3/SCORE_WORD/\GEN_TEXT[4].REGX/decoded_bits_reg[9] )
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[0].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[1].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[2].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[3].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[4].REGX/pixel_output_reg[11]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[4].REGX/decoded_bits_reg[9]) is unused and will be removed from module word_unit__parameterized2.
WARNING: [Synth 8-3332] Sequential element (GEN_TEXT[4].REGX/decoded_bits_reg[10]) is unused and will be removed from module word_unit__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[15].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[14].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[13].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[12].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[11].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[10].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[9].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[8].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[7].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[6].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[5].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[4].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[3].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[2].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[1].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[0].REGX /\pixel_output_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[15].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[14].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[13].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[12].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[11].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[10].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[9].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[8].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[7].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[6].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[5].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[4].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[3].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[2].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[1].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[0].REGX /\pixel_output_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[14].REGX /\decoded_bits_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[14].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[13].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[13].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[12].REGX /\decoded_bits_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[12].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[11].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[11].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[10].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[10].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[9].REGX /\decoded_bits_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[9].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[8].REGX /\decoded_bits_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/MON_DISP/PLAYER_1_VICTORY /\GEN_TEXT[7].REGX /\decoded_bits_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__13.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__13.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[10]) is unused and will be removed from module text_unit__13.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__13.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__14.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__14.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__14.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__14.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__15.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__15.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__15.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[7]) is unused and will be removed from module text_unit__15.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__16.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__16.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[11]) is unused and will be removed from module text_unit__16.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__16.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__17.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__17.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[10]) is unused and will be removed from module text_unit__17.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__17.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__18.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__18.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[10]) is unused and will be removed from module text_unit__18.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__18.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__19.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__19.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__19.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__20.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__20.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__20.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__20.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__21.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__21.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__21.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__22.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__22.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__22.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__22.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__23.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__23.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__23.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__23.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__24.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__24.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__24.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[8]) is unused and will be removed from module text_unit__24.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[11]) is unused and will be removed from module text_unit__25.
WARNING: [Synth 8-3332] Sequential element (pixel_output_reg[7]) is unused and will be removed from module text_unit__25.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[12]) is unused and will be removed from module text_unit__25.
WARNING: [Synth 8-3332] Sequential element (decoded_bits_reg[9]) is unused and will be removed from module text_unit__25.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 834.703 ; gain = 600.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |word_unit                    |           1|       797|
|2     |decimal_num                  |           1|       854|
|3     |word_unit__parameterized8    |           1|      1740|
|4     |monitor_display__GCB0        |           1|      1638|
|5     |monitor_display__GCB1        |           1|       955|
|6     |monitor_display__GCB2        |           1|       348|
|7     |vga_module__GC0              |           1|       210|
|8     |game_top_level__GC0          |           1|      2596|
|9     |word_unit__parameterized8__1 |           1|      1737|
|10    |word_unit__1                 |           1|       801|
|11    |decimal_num__1               |           1|       934|
|12    |decimal_num__2               |           1|       932|
|13    |decimal_num__3               |           1|       917|
|14    |decimal_num__4               |           1|       915|
|15    |decimal_num__5               |           1|       916|
|16    |decimal_num__6               |           1|       938|
|17    |decimal_num__7               |           1|       919|
|18    |decimal_num__8               |           1|       912|
|19    |decimal_num__9               |           1|       918|
|20    |decimal_num__10              |           1|       918|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 851.980 ; gain = 617.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |word_unit                    |           1|       770|
|2     |decimal_num                  |           1|       850|
|3     |word_unit__parameterized8    |           1|      1665|
|4     |monitor_display__GCB0        |           1|      1590|
|5     |monitor_display__GCB1        |           1|       952|
|6     |monitor_display__GCB2        |           1|       342|
|7     |vga_module__GC0              |           1|       210|
|8     |game_top_level__GC0          |           1|      2596|
|9     |word_unit__parameterized8__1 |           1|      1665|
|10    |word_unit__1                 |           1|       770|
|11    |decimal_num__1               |           1|       931|
|12    |decimal_num__2               |           1|       929|
|13    |decimal_num__3               |           1|       914|
|14    |decimal_num__4               |           1|       912|
|15    |decimal_num__5               |           1|       913|
|16    |decimal_num__6               |           1|       934|
|17    |decimal_num__7               |           1|       916|
|18    |decimal_num__8               |           1|       909|
|19    |decimal_num__9               |           1|       915|
|20    |decimal_num__10              |           1|       915|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |  3604|
|3     |LUT1   |  1699|
|4     |LUT2   |  5795|
|5     |LUT3   |  3801|
|6     |LUT4   |   998|
|7     |LUT5   |  1760|
|8     |LUT6   |  1662|
|9     |FDCE   |    24|
|10    |FDPE   |     5|
|11    |FDRE   |  1533|
|12    |FDSE   |    26|
|13    |IBUF   |    11|
|14    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------------+------+
|      |Instance                    |Module                               |Cells |
+------+----------------------------+-------------------------------------+------+
|1     |top                         |                                     | 20953|
|2     |  COMPARER                  |comparator                           |   193|
|3     |    CLOCK_DIV               |game_clock_divider                   |    97|
|4     |      hundredthsClock       |game_upcounter__parameterized1       |    13|
|5     |      kHzClock              |game_upcounter                       |    47|
|6     |      secondClock           |game_upcounter__parameterized1_124   |    11|
|7     |      tenthsClock           |game_upcounter__parameterized1_125   |    13|
|8     |      thousandthsClock      |game_upcounter__parameterized1_126   |    13|
|9     |    PLAYER1                 |debounce_122                         |    41|
|10    |    PLAYER2                 |debounce_123                         |    40|
|11    |  DIGIT_MUX                 |digit_multiplexor                    |     1|
|12    |  HIGHSCORE_STORER          |highscore_store                      |   103|
|13    |    DOWN_COUNT              |debounce                             |    45|
|14    |    UP_COUNT                |debounce_121                         |    41|
|15    |  RANDOM_CLOCK              |random_clk                           |   173|
|16    |    KHzClock                |game_downcounter__parameterized5     |   100|
|17    |    hundredthsClock         |game_downcounter__parameterized1_117 |    12|
|18    |    randomClk               |randomizer                           |     9|
|19    |    secondClock             |game_downcounter__parameterized1_118 |    23|
|20    |    tenthsClock             |game_downcounter__parameterized1_119 |    13|
|21    |    thousandthsClock        |game_downcounter__parameterized1_120 |    11|
|22    |  SCOREBOARD                |top_10                               |   299|
|23    |  SCORE_KEEPER              |score_keep                           |    73|
|24    |  SELECTOR                  |seven_segment_digit_selector         |    63|
|25    |  SLIDING_DISPLAY           |sliding_disp                         |    85|
|26    |    oneHzClock              |game_upcounter__parameterized3       |    48|
|27    |  THREE_SEC_CD              |three_sec_countdown                  |   168|
|28    |    oneHzClock              |game_downcounter                     |   100|
|29    |    singleMinutesClock      |game_downcounter__parameterized1     |    16|
|30    |    singleSecondsClock      |game_downcounter__parameterized1_115 |    21|
|31    |    tensMinutesClock        |game_downcounter__parameterized3     |    12|
|32    |    tensSecondsClock        |game_downcounter__parameterized3_116 |    16|
|33    |  VGA                       |vga_module                           | 19345|
|34    |    DIVIDER                 |clock_divider                        |     6|
|35    |      megaHzClock_25MHz     |vga_downcounter                      |     6|
|36    |    MON_DISP                |monitor_display                      |  5198|
|37    |      CENTER_NUMBER         |decimal_num                          |   288|
|38    |        DECIMAL             |rectangle_110                        |     9|
|39    |        HUNDREDTHS          |text_unit_111                        |    67|
|40    |        SEC                 |text_unit_112                        |    68|
|41    |        TENTHS              |text_unit_113                        |    68|
|42    |        THOUSANDTHS         |text_unit_114                        |    67|
|43    |      COUNTDOWN_NUMBER      |word_unit__parameterized4            |    14|
|44    |        \GEN_TEXT[0].REGX   |text_unit_109                        |    14|
|45    |      PLAYER1               |word_unit                            |   255|
|46    |        \GEN_TEXT[0].REGX   |text_unit_102                        |    38|
|47    |        \GEN_TEXT[1].REGX   |text_unit_103                        |    37|
|48    |        \GEN_TEXT[2].REGX   |text_unit_104                        |    34|
|49    |        \GEN_TEXT[3].REGX   |text_unit_105                        |    36|
|50    |        \GEN_TEXT[4].REGX   |text_unit_106                        |    36|
|51    |        \GEN_TEXT[5].REGX   |text_unit_107                        |    35|
|52    |        \GEN_TEXT[7].REGX   |text_unit_108                        |    36|
|53    |      PLAYER2               |word_unit_0                          |   253|
|54    |        \GEN_TEXT[0].REGX   |text_unit_95                         |    32|
|55    |        \GEN_TEXT[1].REGX   |text_unit_96                         |    37|
|56    |        \GEN_TEXT[2].REGX   |text_unit_97                         |    34|
|57    |        \GEN_TEXT[3].REGX   |text_unit_98                         |    36|
|58    |        \GEN_TEXT[4].REGX   |text_unit_99                         |    36|
|59    |        \GEN_TEXT[5].REGX   |text_unit_100                        |    37|
|60    |        \GEN_TEXT[7].REGX   |text_unit_101                        |    37|
|61    |      PLAYER_1_VICTORY      |word_unit__parameterized8            |   504|
|62    |        \GEN_TEXT[0].REGX   |text_unit_81                         |    35|
|63    |        \GEN_TEXT[10].REGX  |text_unit_82                         |    36|
|64    |        \GEN_TEXT[11].REGX  |text_unit_83                         |    35|
|65    |        \GEN_TEXT[12].REGX  |text_unit_84                         |    35|
|66    |        \GEN_TEXT[13].REGX  |text_unit_85                         |    35|
|67    |        \GEN_TEXT[14].REGX  |text_unit_86                         |    36|
|68    |        \GEN_TEXT[15].REGX  |text_unit_87                         |    36|
|69    |        \GEN_TEXT[1].REGX   |text_unit_88                         |    35|
|70    |        \GEN_TEXT[2].REGX   |text_unit_89                         |    34|
|71    |        \GEN_TEXT[3].REGX   |text_unit_90                         |    36|
|72    |        \GEN_TEXT[4].REGX   |text_unit_91                         |    35|
|73    |        \GEN_TEXT[5].REGX   |text_unit_92                         |    35|
|74    |        \GEN_TEXT[7].REGX   |text_unit_93                         |    35|
|75    |        \GEN_TEXT[9].REGX   |text_unit_94                         |    39|
|76    |      PLAYER_2_VICTORY      |word_unit__parameterized8_1          |   503|
|77    |        \GEN_TEXT[0].REGX   |text_unit_67                         |    35|
|78    |        \GEN_TEXT[10].REGX  |text_unit_68                         |    36|
|79    |        \GEN_TEXT[11].REGX  |text_unit_69                         |    35|
|80    |        \GEN_TEXT[12].REGX  |text_unit_70                         |    35|
|81    |        \GEN_TEXT[13].REGX  |text_unit_71                         |    41|
|82    |        \GEN_TEXT[14].REGX  |text_unit_72                         |    36|
|83    |        \GEN_TEXT[15].REGX  |text_unit_73                         |    36|
|84    |        \GEN_TEXT[1].REGX   |text_unit_74                         |    35|
|85    |        \GEN_TEXT[2].REGX   |text_unit_75                         |    34|
|86    |        \GEN_TEXT[3].REGX   |text_unit_76                         |    36|
|87    |        \GEN_TEXT[4].REGX   |text_unit_77                         |    35|
|88    |        \GEN_TEXT[5].REGX   |text_unit_78                         |    35|
|89    |        \GEN_TEXT[7].REGX   |text_unit_79                         |    34|
|90    |        \GEN_TEXT[9].REGX   |text_unit_80                         |    35|
|91    |      PLAYING_TO            |word_unit__parameterized6            |    56|
|92    |        \GEN_TEXT[11].REGX  |text_unit_65                         |    28|
|93    |        \GEN_TEXT[12].REGX  |text_unit_66                         |    28|
|94    |      ROUND_1               |decimal_num_2                        |   309|
|95    |        DECIMAL             |rectangle_60                         |     8|
|96    |        HUNDREDTHS          |text_unit_61                         |    71|
|97    |        SEC                 |text_unit_62                         |    69|
|98    |        TENTHS              |text_unit_63                         |    72|
|99    |        THOUSANDTHS         |text_unit_64                         |    73|
|100   |      ROUND_10              |decimal_num_3                        |   290|
|101   |        DECIMAL             |rectangle_55                         |     7|
|102   |        HUNDREDTHS          |text_unit_56                         |    68|
|103   |        SEC                 |text_unit_57                         |    64|
|104   |        TENTHS              |text_unit_58                         |    67|
|105   |        THOUSANDTHS         |text_unit_59                         |    68|
|106   |      ROUND_2               |decimal_num_4                        |   303|
|107   |        DECIMAL             |rectangle_50                         |     8|
|108   |        HUNDREDTHS          |text_unit_51                         |    71|
|109   |        SEC                 |text_unit_52                         |    67|
|110   |        TENTHS              |text_unit_53                         |    72|
|111   |        THOUSANDTHS         |text_unit_54                         |    70|
|112   |      ROUND_3               |decimal_num_5                        |   297|
|113   |        DECIMAL             |rectangle_45                         |     7|
|114   |        HUNDREDTHS          |text_unit_46                         |    69|
|115   |        SEC                 |text_unit_47                         |    67|
|116   |        TENTHS              |text_unit_48                         |    68|
|117   |        THOUSANDTHS         |text_unit_49                         |    70|
|118   |      ROUND_4               |decimal_num_6                        |   298|
|119   |        DECIMAL             |rectangle_40                         |     7|
|120   |        HUNDREDTHS          |text_unit_41                         |    69|
|121   |        SEC                 |text_unit_42                         |    66|
|122   |        TENTHS              |text_unit_43                         |    70|
|123   |        THOUSANDTHS         |text_unit_44                         |    70|
|124   |      ROUND_5               |decimal_num_7                        |   298|
|125   |        DECIMAL             |rectangle_35                         |     7|
|126   |        HUNDREDTHS          |text_unit_36                         |    69|
|127   |        SEC                 |text_unit_37                         |    67|
|128   |        TENTHS              |text_unit_38                         |    68|
|129   |        THOUSANDTHS         |text_unit_39                         |    70|
|130   |      ROUND_6               |decimal_num_8                        |   302|
|131   |        DECIMAL             |rectangle_30                         |     7|
|132   |        HUNDREDTHS          |text_unit_31                         |    71|
|133   |        SEC                 |text_unit_32                         |    67|
|134   |        TENTHS              |text_unit_33                         |    72|
|135   |        THOUSANDTHS         |text_unit_34                         |    69|
|136   |      ROUND_7               |decimal_num_9                        |   290|
|137   |        DECIMAL             |rectangle_25                         |     7|
|138   |        HUNDREDTHS          |text_unit_26                         |    66|
|139   |        SEC                 |text_unit_27                         |    67|
|140   |        TENTHS              |text_unit_28                         |    68|
|141   |        THOUSANDTHS         |text_unit_29                         |    68|
|142   |      ROUND_8               |decimal_num_10                       |   288|
|143   |        DECIMAL             |rectangle_20                         |     7|
|144   |        HUNDREDTHS          |text_unit_21                         |    68|
|145   |        SEC                 |text_unit_22                         |    64|
|146   |        TENTHS              |text_unit_23                         |    65|
|147   |        THOUSANDTHS         |text_unit_24                         |    68|
|148   |      ROUND_9               |decimal_num_11                       |   292|
|149   |        DECIMAL             |rectangle                            |     7|
|150   |        HUNDREDTHS          |text_unit_16                         |    68|
|151   |        SEC                 |text_unit_17                         |    64|
|152   |        TENTHS              |text_unit_18                         |    69|
|153   |        THOUSANDTHS         |text_unit_19                         |    68|
|154   |      SCORE_NUM             |word_unit__parameterized2            |   141|
|155   |        \GEN_TEXT[0].REGX   |text_unit                            |    36|
|156   |        \GEN_TEXT[1].REGX   |text_unit_13                         |    33|
|157   |        \GEN_TEXT[3].REGX   |text_unit_14                         |    35|
|158   |        \GEN_TEXT[4].REGX   |text_unit_15                         |    37|
|159   |      SCORE_WORD            |word_unit__parameterized2_12         |   172|
|160   |    VGA_SYNC                |sync_signals_generator               | 14141|
|161   |  WINNER_DISPLAY            |win_disp                             |   402|
|162   |    music                   |music_box                            |   327|
|163   |      Bb                    |game_upcounter__parameterized9       |    49|
|164   |      C                     |game_upcounter__parameterized7       |    49|
|165   |      D                     |game_upcounter__parameterized5       |    50|
|166   |      dutyCycle1            |game_upcounter__parameterized11      |    50|
|167   |      dutyCycle2            |game_upcounter__parameterized13      |    47|
|168   |      noteChanger           |game_upcounter__parameterized15      |    47|
|169   |    oneHzClock              |game_upcounter__parameterized17      |    52|
+------+----------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 919.336 ; gain = 684.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 353 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 919.336 ; gain = 314.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 919.336 ; gain = 684.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
418 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 919.336 ; gain = 697.789
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Desktop/Work/ENEL 453/Working_ENEL453_LAB5_EWANMAY-20181207T154006Z-001/ENEL453_LAB5_EWANMAY/ENEL453_LAB5_EWANMAY_DANIELFLOYD.runs/synth_1/game_top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_top_level_utilization_synth.rpt -pb game_top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 919.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 17:12:28 2018...
