A Short Introduction to ASIC Design
===

Introduction to the ASIC design flow
---

Talk about how to use this tutorial

Lessons
---

 - Lesson 0: Introduction to ASIC design flow
 - Lesson 1: Simulating RTL
 - Lesson 2: RTL Synthesis
 - Lesson 3: Place and Route
 - Lesson 4: Gate Level Simulation
 - Lesson 5: Estimating Timing and Power consumption

In Depth Tutorials
---

 - Programming in Verilog
 - Synopsys VCS
 - Synopsys DC
 - Synopsys ICC
 - Synopsys PrimeTime

More Resources
---

 - Plug Synopsys office hours
 - Link to userguides
 - Link to ece5745
