Dimitris Bouris , Antonis Nikitakis , Ioannis Papaefstathiou, Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm, Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, p.3-10, May 02-04, 2010[doi>10.1109/FCCM.2010.11]
Nathan Clark , Amir Hormati , Scott Mahlke, VEAL: Virtualized Execution Accelerator for Loops, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.389-400, June 21-25, 2008[doi>10.1109/ISCA.2008.33]
Convey Computer. 2008. Convey computer. http://conveycomputer.com/.
Jason Cong , Yi Zou, FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.3, p.1-29, September 2009[doi>10.1145/1575774.1575776]
J. Cong , Bin Liu , S. Neuendorffer , J. Noguera , K. Vissers , Zhiru Zhang, High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.473-491, April 2011[doi>10.1109/TCAD.2011.2110592]
Jason Cong , Mohammad Ali Ghodrat , Michael Gill , Beayna Grigorian , Glenn Reinman, Architecture support for accelerator-rich CMPs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228512]
J. W. Cooley and J. W. Tukey. 1965. An algorithm for the machine calculation of complex fourier series. Math. Comput. 19, 297--301.
M. Frigo and S. G. Johnson. 2005. The design and implementation of fftw3. Proc. IEEE 93, 2, 216--231.
P. Garcia and K. Compton. 2008. Kernel sharing on reconfigurable multiprocessor systems. In Proceedings of the International Conference on ICECE Technology (FPT'08). 225--232.
Venkatraman Govindaraju , Chen-Han Ho , Karthikeyan Sankaralingam, Dynamically Specialized Datapaths for energy efficient computing, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.503-514, February 12-16, 2011
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
ITRS. 2011. ITRS system drivers. http://www.itrs.net/Links/2011ITRS/2011Chapters/2011SysDrivers.pdf.
Weirong Jiang , Viktor K. Prasanna, Large-scale wire-speed packet classification on FPGAs, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508162]
C. Johnson, D. H. Allen, J. Brown, S. Vanderwiel, R. Hoover, et al. 2010. A wire-speed power tm processor: 2.3ghz 45nm soi with 16 cores and 64 threads. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 104--105.
Tim Johnson , Umesh Nawathe, An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2), Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232000]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Nallatech. 2011. Nallatech fsb - Development systems. http://www.nallatech.com/Intel-Xeon-FSB-Socket- Fillers/fsb-development-systems.html.
Hyunchul Park , Yongjun Park , Scott Mahlke, Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669160]
M. Puschel, J. M. F. Moura, J. R. Johnson, D. Padua, M. M. Veloso, et al. 2005. SPIRAL: Code generation for dsp transforms. Proc. IEEE 2, 232--275.
Alex Ramirez , Felipe Cabarcas , Ben Juurlink , Mauricio Alvarez Mesa , Friman Sanchez , Arnaldo Azevedo , Cor Meenderinck , Catalin Ciobanu , Sebastian Isaza , Gerogi Gaydadjiev, The SARC Architecture, IEEE Micro, v.30 n.5, p.16-29, September 2010[doi>10.1109/MM.2010.79]
Patrick Schaumont , Ingrid Verbauwhede, Domain-Specific Codesign for Embedded Security, Computer, v.36 n.4, p.68-74, April 2003[doi>10.1109/MC.2003.1193231]
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Pradeep Dubey , Stephen Junkins , Adam Lake , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Michael Abrash , Jeremy Sugerman , Pat Hanrahan, Larrabee: A Many-Core x86 Architecture for Visual Computing, IEEE Micro, v.29 n.1, p.10-21, January 2009[doi>10.1109/MM.2009.9]
P. M. Stillwell, V. Chadha, O. Tickoo, S. Zhang, R., Illikkal et al. 2009. HiPPAI: High performance portable accelerator interface for socs. In Proceedings of the International Conference on High Performance Computing (HiPC'09). 109--118.
N. Sun and C.-C. Lin. 2007. Using the cryptographic accelerators in the ultrasparc t1 and t2 processors. Sun BluePrints Online, november. http://www.oracle.com/technetwork/systems/archive/a11-014-crypto-accelerators-439765.pdf.
Synopsys. 2013. Synopsys design compiler. http://www.synopsys.com/Tools/Pages/default.aspx.
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736044]
Perry H. Wang , Jamison D. Collins , Gautham N. Chinya , Hong Jiang , Xinmin Tian , Milind Girkar , Nick Y. Yang , Guei-Yuan Lueh , Hong Wang, EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250753]
