Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 15:38:46 2024
| Host         : ECE-PHO115-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: slowClock/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.664        0.000                      0                   34        0.438        0.000                      0                   34        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.664        0.000                      0                   34        0.438        0.000                      0                   34        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.828ns (19.225%)  route 3.479ns (80.775%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          2.024     9.509    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.633 r  slowClock/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.633    slowClock/cnt_0[28]
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[28]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.324%)  route 3.246ns (79.676%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.791     9.276    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.400 r  slowClock/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.400    slowClock/cnt_0[26]
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[26]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    15.294    slowClock/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.828ns (20.334%)  route 3.244ns (79.666%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.789     9.274    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.398 r  slowClock/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.398    slowClock/cnt_0[27]
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[27]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.437ns (61.335%)  route 1.536ns (38.665%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.719     5.322    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  slowClock/cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     6.519    slowClock/cnt[2]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.176 r  slowClock/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.176    slowClock/cnt_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  slowClock/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    slowClock/cnt_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  slowClock/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.410    slowClock/cnt_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  slowClock/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    slowClock/cnt_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  slowClock/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.644    slowClock/cnt_reg[20]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  slowClock/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.761    slowClock/cnt_reg[24]_i_2_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  slowClock/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    slowClock/cnt_reg[28]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.193 r  slowClock/cnt_reg[32]_i_6/O[3]
                         net (fo=1, routed)           0.795     8.988    slowClock/cnt_reg[32]_i_6_n_4
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.307     9.295 r  slowClock/cnt[32]_i_1/O
                         net (fo=1, routed)           0.000     9.295    slowClock/cnt_0[32]
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[32]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.032    15.297    slowClock/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.996%)  route 3.116ns (79.004%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.661     9.145    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I2_O)        0.124     9.269 r  slowClock/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.269    slowClock/cnt_0[21]
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[21]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.029    15.294    slowClock/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (21.002%)  route 3.115ns (78.998%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.660     9.144    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I2_O)        0.124     9.268 r  slowClock/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.268    slowClock/cnt_0[24]
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[24]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.966ns (24.728%)  route 2.940ns (75.272%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.719     5.322    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  slowClock/cnt_reg[0]/Q
                         net (fo=3, routed)           0.870     6.611    slowClock/cnt[0]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.299     6.910 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.343    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.467 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.637     9.104    slowClock/cnt[32]_i_4_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.228 r  slowClock/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.228    slowClock/cnt_0[31]
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 2.444ns (62.724%)  route 1.452ns (37.276%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.719     5.322    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  slowClock/cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     6.519    slowClock/cnt[2]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.176 r  slowClock/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.176    slowClock/cnt_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  slowClock/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    slowClock/cnt_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  slowClock/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.410    slowClock/cnt_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  slowClock/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    slowClock/cnt_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  slowClock/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.644    slowClock/cnt_reg[20]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  slowClock/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.761    slowClock/cnt_reg[24]_i_2_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  slowClock/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    slowClock/cnt_reg[28]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.201 r  slowClock/cnt_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.711     8.912    slowClock/cnt_reg[32]_i_6_n_6
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.306     9.218 r  slowClock/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.218    slowClock/cnt_0[30]
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[30]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 2.329ns (60.290%)  route 1.534ns (39.710%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.719     5.322    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  slowClock/cnt_reg[2]/Q
                         net (fo=2, routed)           0.741     6.519    slowClock/cnt[2]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.176 r  slowClock/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.176    slowClock/cnt_reg[4]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  slowClock/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    slowClock/cnt_reg[8]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  slowClock/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.410    slowClock/cnt_reg[12]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  slowClock/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    slowClock/cnt_reg[16]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  slowClock/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.644    slowClock/cnt_reg[20]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  slowClock/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.761    slowClock/cnt_reg[24]_i_2_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  slowClock/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    slowClock/cnt_reg[28]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.097 r  slowClock/cnt_reg[32]_i_6/O[0]
                         net (fo=1, routed)           0.793     8.890    slowClock/cnt_reg[32]_i_6_n_7
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.295     9.185 r  slowClock/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.185    slowClock/cnt_0[29]
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[29]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    15.294    slowClock/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.021     6.803    slowClock/cnt[31]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.927 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.433     7.360    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.484 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.570     9.054    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.178 r  slowClock/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.178    slowClock/cnt_0[22]
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601    15.024    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[22]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.031    15.295    slowClock/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.319%)  route 0.315ns (57.681%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.601     1.520    slowClock/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  slowClock/cnt_reg[16]/Q
                         net (fo=2, routed)           0.163     1.824    slowClock/cnt[16]
    SLICE_X7Y89          LUT5 (Prop_lut5_I3_O)        0.045     1.869 r  slowClock/cnt[32]_i_2/O
                         net (fo=33, routed)          0.152     2.021    slowClock/cnt[32]_i_2_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     2.066 r  slowClock/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.066    slowClock/cnt_0[18]
    SLICE_X7Y89          FDRE                                         r  slowClock/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    slowClock/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slowClock/cnt_reg[18]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.092     1.628    slowClock/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.085%)  route 0.305ns (56.915%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.777    slowClock/cnt[4]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          0.188     2.009    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.045     2.054 r  slowClock/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     2.054    slowClock/divided_clk_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  slowClock/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.033    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/divided_clk_reg/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.092     1.610    slowClock/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.405%)  route 0.327ns (58.595%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.777    slowClock/cnt[4]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          0.210     2.031    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.045     2.076 r  slowClock/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.076    slowClock/cnt_0[6]
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    slowClock/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092     1.625    slowClock/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.254%)  route 0.357ns (60.746%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  slowClock/cnt_reg[8]/Q
                         net (fo=2, routed)           0.203     1.864    slowClock/cnt[8]
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.045     1.909 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.154     2.063    slowClock/cnt[32]_i_5_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.045     2.108 r  slowClock/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.108    slowClock/cnt_0[16]
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    slowClock/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[16]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.091     1.627    slowClock/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.160%)  route 0.359ns (60.840%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.601     1.520    slowClock/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  slowClock/cnt_reg[16]/Q
                         net (fo=2, routed)           0.163     1.824    slowClock/cnt[16]
    SLICE_X7Y89          LUT5 (Prop_lut5_I3_O)        0.045     1.869 r  slowClock/cnt[32]_i_2/O
                         net (fo=33, routed)          0.196     2.065    slowClock/cnt[32]_i_2_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.110 r  slowClock/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.110    slowClock/cnt_0[23]
    SLICE_X5Y90          FDRE                                         r  slowClock/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    slowClock/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  slowClock/cnt_reg[23]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.091     1.628    slowClock/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.249%)  route 0.228ns (38.751%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.602     1.521    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  slowClock/cnt_reg[22]/Q
                         net (fo=2, routed)           0.065     1.727    slowClock/cnt[22]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.838 r  slowClock/cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.163     2.001    slowClock/cnt_reg[24]_i_2_n_6
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.108     2.109 r  slowClock/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.109    slowClock/cnt_0[22]
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[22]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.092     1.613    slowClock/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.227%)  route 0.228ns (38.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  slowClock/cnt_reg[10]/Q
                         net (fo=2, routed)           0.065     1.726    slowClock/cnt[10]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.837 r  slowClock/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.163     1.999    slowClock/cnt_reg[12]_i_2_n_6
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.108     2.107 r  slowClock/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.107    slowClock/cnt_0[10]
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     2.035    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[10]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.611    slowClock/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.227%)  route 0.228ns (38.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.601     1.520    slowClock/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  slowClock/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  slowClock/cnt_reg[14]/Q
                         net (fo=2, routed)           0.065     1.727    slowClock/cnt[14]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.838 r  slowClock/cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.163     2.000    slowClock/cnt_reg[16]_i_2_n_6
    SLICE_X7Y88          LUT5 (Prop_lut5_I4_O)        0.108     2.108 r  slowClock/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.108    slowClock/cnt_0[14]
    SLICE_X7Y88          FDRE                                         r  slowClock/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    slowClock/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  slowClock/cnt_reg[14]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.092     1.612    slowClock/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.306%)  route 0.372ns (61.694%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.777    slowClock/cnt[4]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          0.255     2.076    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.121 r  slowClock/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.121    slowClock/cnt_0[2]
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092     1.625    slowClock/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.243%)  route 0.373ns (61.757%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.777    slowClock/cnt[4]
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          0.256     2.077    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.122 r  slowClock/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.122    slowClock/cnt_0[1]
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.091     1.624    slowClock/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     alu/result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     alu/result_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     alu/result_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     alu/result_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     alu/result_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     alu/result_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     alu/result_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     alu/result_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     slowClock/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     alu/result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     alu/result_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     alu/result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     alu/result_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu/result_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu/result_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     alu/result_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     alu/result_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu/result_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu/result_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     alu/result_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     alu/result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     alu/result_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     alu/result_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu/result_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu/result_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     alu/result_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     alu/result_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu/result_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu/result_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decodeVal_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.433ns (51.721%)  route 4.138ns (48.279%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  decodeVal_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[0]/Q
                         net (fo=7, routed)           1.199     1.717    seg_decoder/Q[0]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.153     1.870 r  seg_decoder/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.939     4.809    cathode_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762     8.572 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.572    cathode[5]
    R10                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.219ns (49.867%)  route 4.242ns (50.133%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  decodeVal_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[0]/Q
                         net (fo=7, routed)           1.198     1.716    seg_decoder/Q[0]
    SLICE_X8Y85          LUT4 (Prop_lut4_I2_O)        0.124     1.840 r  seg_decoder/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.043     4.884    cathode_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.461 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.461    cathode[6]
    T10                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.380ns (53.078%)  route 3.872ns (46.922%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  decodeVal_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  decodeVal_reg[1]/Q
                         net (fo=7, routed)           1.068     1.524    seg_decoder/Q[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.150     1.674 r  seg_decoder/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.804     4.478    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774     8.253 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.253    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.369ns (54.051%)  route 3.714ns (45.949%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  decodeVal_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  decodeVal_reg[1]/Q
                         net (fo=7, routed)           1.070     1.526    seg_decoder/Q[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.148     1.674 r  seg_decoder/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.643     4.318    cathode_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.765     8.083 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.083    cathode[1]
    T11                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.135ns (53.796%)  route 3.552ns (46.204%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  decodeVal_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  decodeVal_reg[0]/Q
                         net (fo=7, routed)           1.199     1.717    seg_decoder/Q[0]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     1.841 r  seg_decoder/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.352     4.194    cathode_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.687 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.687    cathode[4]
    K16                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.114ns (55.340%)  route 3.320ns (44.660%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  decodeVal_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  decodeVal_reg[1]/Q
                         net (fo=7, routed)           1.068     1.524    seg_decoder/Q[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     1.648 r  seg_decoder/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.251     3.900    cathode_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.433 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.433    cathode[2]
    P15                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.117ns (56.347%)  route 3.190ns (43.653%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  decodeVal_reg[1]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  decodeVal_reg[1]/Q
                         net (fo=7, routed)           1.070     1.526    seg_decoder/Q[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.650 r  seg_decoder/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.119     3.770    cathode_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.307 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.307    cathode[0]
    L18                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.165ns (58.855%)  route 2.912ns (41.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  anode_reg[2]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anode_reg[2]/Q
                         net (fo=1, routed)           2.912     3.331    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746     7.077 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.077    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.992ns (63.716%)  route 2.273ns (36.284%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  anode_reg[1]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[1]/Q
                         net (fo=1, routed)           2.273     2.729    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.265 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.265    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.992ns (63.715%)  route 2.273ns (36.285%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  anode_reg[0]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[0]/Q
                         net (fo=1, routed)           2.273     2.729    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.265 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.265    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.070     0.211    FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.256 r  anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.256    anode[0]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.995%)  route 0.153ns (52.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.153     0.294    FSM_onehot_state_reg_n_0_[2]
    SLICE_X5Y86          FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (42.026%)  route 0.195ns (57.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.195     0.336    FSM_onehot_state_reg_n_0_[0]
    SLICE_X5Y86          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.184ns (41.763%)  route 0.257ns (58.237%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.257     0.398    FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.043     0.441 r  anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    anode[2]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (42.026%)  route 0.257ns (57.974%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.257     0.398    FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.443 r  anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.443    anode[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.350%)  route 0.264ns (58.650%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.264     0.405    alu/Q[1]
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.450 r  alu/decodeVal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.450    decodeVal[0]
    SLICE_X6Y84          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.141ns (29.985%)  route 0.329ns (70.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.329     0.470    FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y86          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.231ns (44.574%)  route 0.287ns (55.426%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.237     0.378    alu/Q[1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.423 r  alu/decodeVal[3]_i_3/O
                         net (fo=1, routed)           0.050     0.473    alu/decodeVal[3]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.518 r  alu/decodeVal[3]_i_2/O
                         net (fo=1, routed)           0.000     0.518    decodeVal[3]
    SLICE_X5Y85          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.186ns (33.838%)  route 0.364ns (66.162%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.364     0.505    alu/Q[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.550 r  alu/decodeVal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.550    decodeVal[1]
    SLICE_X4Y84          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decodeVal_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.896%)  route 0.436ns (70.104%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.291     0.432    FSM_onehot_state_reg_n_0_[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.477 r  decodeVal[3]_i_1/O
                         net (fo=7, routed)           0.145     0.622    decodeVal[3]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  decodeVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.098ns  (logic 1.120ns (27.331%)  route 2.978ns (72.669%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.324    alu/clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  alu/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  alu/result_reg[4]/Q
                         net (fo=8, routed)           1.134     6.976    alu/result[4]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  alu/decodeVal[2]_i_4/O
                         net (fo=2, routed)           1.121     8.222    alu/decodeVal[2]_i_4_n_0
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.152     8.374 r  alu/decodeVal[1]_i_3/O
                         net (fo=1, routed)           0.722     9.096    alu/decodeVal[1]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.422 r  alu/decodeVal[1]_i_1/O
                         net (fo=1, routed)           0.000     9.422    decodeVal[1]
    SLICE_X4Y84          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.982ns  (logic 1.756ns (44.094%)  route 2.226ns (55.906%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.324    alu/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  alu/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  alu/result_reg[3]/Q
                         net (fo=12, routed)          1.126     6.905    alu/result[3]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.124     7.029 r  alu/dig31__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.029    bcd_converter/S[0]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  bcd_converter/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    bcd_converter/dig31__0_carry_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.832 r  bcd_converter/dig31__0_carry__0/CO[0]
                         net (fo=2, routed)           1.101     8.933    alu/CO[0]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.373     9.306 r  alu/decodeVal[0]_i_1/O
                         net (fo=1, routed)           0.000     9.306    decodeVal[0]
    SLICE_X6Y84          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.741ns  (logic 1.058ns (28.281%)  route 2.683ns (71.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.324    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  alu/result_reg[5]/Q
                         net (fo=11, routed)          1.209     6.988    alu/result[5]
    SLICE_X4Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.140 r  alu/decodeVal[3]_i_8/O
                         net (fo=5, routed)           0.495     7.636    alu/decodeVal[3]_i_8_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.962 r  alu/decodeVal[3]_i_5/O
                         net (fo=3, routed)           0.979     8.941    alu/decodeVal[3]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  alu/decodeVal[2]_i_1/O
                         net (fo=1, routed)           0.000     9.065    decodeVal[2]
    SLICE_X8Y85          FDRE                                         r  decodeVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.632ns  (logic 1.058ns (29.128%)  route 2.574ns (70.872%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.721     5.324    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  alu/result_reg[5]/Q
                         net (fo=11, routed)          1.209     6.988    alu/result[5]
    SLICE_X4Y85          LUT5 (Prop_lut5_I0_O)        0.152     7.140 r  alu/decodeVal[3]_i_8/O
                         net (fo=5, routed)           0.720     7.861    alu/decodeVal[3]_i_8_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.326     8.187 f  alu/decodeVal[3]_i_4/O
                         net (fo=1, routed)           0.645     8.832    alu/decodeVal[3]_i_4_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.956 r  alu/decodeVal[3]_i_2/O
                         net (fo=1, routed)           0.000     8.956    decodeVal[3]
    SLICE_X5Y85          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.700%)  route 0.240ns (56.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    alu/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  alu/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  alu/result_reg[1]/Q
                         net (fo=5, routed)           0.240     1.900    alu/result[1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.945 r  alu/decodeVal[3]_i_2/O
                         net (fo=1, routed)           0.000     1.945    decodeVal[3]
    SLICE_X5Y85          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.231ns (44.899%)  route 0.283ns (55.101%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    alu/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  alu/result_reg[2]/Q
                         net (fo=8, routed)           0.171     1.831    alu/result[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.876 f  alu/decodeVal[1]_i_2/O
                         net (fo=1, routed)           0.113     1.989    alu/decodeVal[1]_i_2_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.034 r  alu/decodeVal[1]_i_1/O
                         net (fo=1, routed)           0.000     2.034    decodeVal[1]
    SLICE_X4Y84          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.231ns (38.000%)  route 0.377ns (62.000%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    alu/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  alu/result_reg[2]/Q
                         net (fo=8, routed)           0.172     1.832    alu/result[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  alu/decodeVal[3]_i_5/O
                         net (fo=3, routed)           0.205     2.082    alu/decodeVal[3]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.045     2.127 r  alu/decodeVal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.127    decodeVal[0]
    SLICE_X6Y84          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.675%)  route 0.463ns (71.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.519    alu/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  alu/result_reg[2]/Q
                         net (fo=8, routed)           0.463     2.123    alu/result[2]
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.045     2.168 r  alu/decodeVal[2]_i_1/O
                         net (fo=1, routed)           0.000     2.168    decodeVal[2]
    SLICE_X8Y85          FDRE                                         r  decodeVal_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 3.046ns (39.616%)  route 4.642ns (60.384%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  B_IBUF[0]_inst/O
                         net (fo=36, routed)          2.183     3.675    alu/B_IBUF[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.152     3.827 r  alu/i___1_carry__0_i_7/O
                         net (fo=2, routed)           1.142     4.969    alu/i___1_carry__0_i_7_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.354     5.323 r  alu/i___1_carry__0_i_2/O
                         net (fo=1, routed)           0.524     5.847    alu/i___1_carry__0_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745     6.592 r  alu/result0_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.794     7.386    alu/data2[6]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.302     7.688 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000     7.688    alu/p_1_in[6]
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 2.838ns (38.990%)  route 4.440ns (61.010%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  B_IBUF[0]_inst/O
                         net (fo=36, routed)          2.183     3.675    alu/B_IBUF[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.152     3.827 r  alu/i___1_carry__0_i_7/O
                         net (fo=2, routed)           1.142     4.969    alu/i___1_carry__0_i_7_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I2_O)        0.354     5.323 r  alu/i___1_carry__0_i_2/O
                         net (fo=1, routed)           0.524     5.847    alu/i___1_carry__0_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     6.562 r  alu/result0_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.592     7.154    alu/data2[7]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.124     7.278 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     7.278    alu/p_1_in[7]
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 1.591ns (23.308%)  route 5.234ns (76.692%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.798     6.824    alu/result[7]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  alu/result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.682ns  (logic 1.591ns (23.805%)  route 5.091ns (76.195%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.655     6.682    alu/result[7]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  alu/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600     5.023    alu/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.681ns  (logic 1.591ns (23.809%)  route 5.090ns (76.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.654     6.681    alu/result[7]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600     5.023    alu/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.591ns (24.034%)  route 5.028ns (75.966%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.592     6.618    alu/result[7]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  alu/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 1.591ns (24.318%)  route 4.950ns (75.682%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.514     6.541    alu/result[7]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  alu/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.600     5.023    alu/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.591ns (24.741%)  route 4.838ns (75.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.402     6.429    alu/result[7]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.591ns (24.741%)  route 4.838ns (75.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.402     6.429    alu/result[7]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.591ns (24.741%)  route 4.838ns (75.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=9, routed)           4.436     5.903    alu/AR[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.027 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.402     6.429    alu/result[7]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.601     5.024    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.417ns (43.988%)  route 0.531ns (56.012%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=39, routed)          0.481     0.746    alu/B_IBUF[1]
    SLICE_X3Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.791 r  alu/result[2]_i_4/O
                         net (fo=1, routed)           0.050     0.841    alu/result[2]_i_4_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.045     0.886 r  alu/result[2]_i_2/O
                         net (fo=1, routed)           0.000     0.886    alu/result[2]_i_2_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I0_O)      0.062     0.948 r  alu/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.948    alu/p_1_in[2]
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    alu/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  alu/result_reg[2]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            alu/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.367ns (36.458%)  route 0.640ns (63.542%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  B_IBUF[0]_inst/O
                         net (fo=36, routed)          0.640     0.900    alu/B_IBUF[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.945 r  alu/result[0]_i_2/O
                         net (fo=1, routed)           0.000     0.945    alu/result[0]_i_2_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.062     1.007 r  alu/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.007    alu/p_1_in[0]
    SLICE_X1Y85          FDCE                                         r  alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    alu/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.417ns (40.978%)  route 0.601ns (59.022%))
  Logic Levels:           4  (IBUF=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=39, routed)          0.550     0.815    alu/B_IBUF[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.860 r  alu/result[1]_i_5/O
                         net (fo=1, routed)           0.050     0.911    alu/result[1]_i_5_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.956 r  alu/result[1]_i_2/O
                         net (fo=1, routed)           0.000     0.956    alu/result[1]_i_2_n_0
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     1.018 r  alu/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.018    alu/p_1_in[1]
    SLICE_X3Y86          FDCE                                         r  alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    alu/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.470ns (43.168%)  route 0.619ns (56.832%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=34, routed)          0.434     0.687    alu/A_IBUF[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.732 r  alu/i___1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.732    alu/i___1_carry__0_i_5_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.797 r  alu/result0_inferred__1/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.185     0.982    alu/data2[5]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.107     1.089 r  alu/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.089    alu/p_1_in[5]
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.405ns (37.171%)  route 0.684ns (62.829%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=34, routed)          0.486     0.739    alu/A_IBUF[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.784 r  alu/result[3]_i_4/O
                         net (fo=1, routed)           0.199     0.982    alu/result[3]_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.027 r  alu/result[3]_i_2/O
                         net (fo=1, routed)           0.000     1.027    alu/result[3]_i_2_n_0
    SLICE_X0Y87          MUXF7 (Prop_muxf7_I0_O)      0.062     1.089 r  alu/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    alu/p_1_in[3]
    SLICE_X0Y87          FDCE                                         r  alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            alu/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.365ns (32.437%)  route 0.761ns (67.563%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=22, routed)          0.555     0.831    alu/B_IBUF[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.876 r  alu/result[4]_i_2/O
                         net (fo=1, routed)           0.206     1.082    alu/result[4]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  alu/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.127    alu/p_1_in[4]
    SLICE_X2Y87          FDCE                                         r  alu/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.498ns (43.823%)  route 0.638ns (56.177%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=34, routed)          0.434     0.687    alu/A_IBUF[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.732 r  alu/i___1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.732    alu/i___1_carry__0_i_5_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.887 r  alu/result0_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.205     1.091    alu/data2[7]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.045     1.136 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     1.136    alu/p_1_in[7]
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[7]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.472ns (38.113%)  route 0.766ns (61.887%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=34, routed)          0.498     0.751    alu/A_IBUF[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.796 r  alu/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.796    alu/i___1_carry__0_i_4_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.862 r  alu/result0_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.269     1.130    alu/data2[6]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.108     1.238 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.238    alu/p_1_in[6]
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.322ns (23.201%)  route 1.067ns (76.799%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.928     1.206    alu/opcode_IBUF[1]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.251 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.139     1.390    alu/result[7]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.322ns (23.201%)  route 1.067ns (76.799%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.928     1.206    alu/opcode_IBUF[1]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.251 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.139     1.390    alu/result[7]_i_1_n_0
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  alu/result_reg[6]/C





