#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 16 12:22:22 2024
# Process ID: 16304
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 363.496 ; gain = 112.574
Command: synth_design -top design_1_wrapper -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 457.762 ; gain = 94.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (1#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (2#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1326]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (3#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1326]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1472]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (4#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1472]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1618]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (5#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (6#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1618]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1923]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (7#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (8#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:1923]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (9#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (10#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (11#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_0' requires 16 connections, but only 14 given [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:345]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (12#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (13#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:447]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:455]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_1' [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_system_ila_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_1' (14#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/realtime/design_1_system_ila_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_mem_intercon'. This will prevent further optimization [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:220]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:455]
INFO: [Synth 8-256] done synthesizing module 'design_1' (15#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (16#1) [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.051 ; gain = 146.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.051 ; gain = 146.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp10/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp10/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp11/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_2'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp11/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_2'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp12/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp12/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp13/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp14/design_1_system_ila_0_1_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp14/design_1_system_ila_0_1_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp15/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp15/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp16/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp16/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp17/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp17/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 794.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 794.246 ; gain = 430.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 794.246 ; gain = 430.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/.Xil/Vivado-16304-DESKTOP-H51LNNA/dcp9/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.246 ; gain = 430.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 794.246 ; gain = 430.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 794.246 ; gain = 430.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_1/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_2/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_2/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 828.520 ; gain = 465.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 828.820 ; gain = 465.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_auto_pc_1              |         1|
|4     |design_1_axi_bram_ctrl_0_1      |         1|
|5     |design_1_axi_bram_ctrl_1_0      |         1|
|6     |design_1_blk_mem_gen_1_0        |         1|
|7     |design_1_processing_system7_0_0 |         1|
|8     |design_1_rst_ps7_0_50M_0        |         1|
|9     |design_1_system_ila_0_1         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_auto_pc_1              |     1|
|3     |design_1_axi_bram_ctrl_0_1      |     1|
|4     |design_1_axi_bram_ctrl_1_0      |     1|
|5     |design_1_blk_mem_gen_1_0        |     1|
|6     |design_1_processing_system7_0_0 |     1|
|7     |design_1_rst_ps7_0_50M_0        |     1|
|8     |design_1_system_ila_0_1         |     1|
|9     |design_1_xbar_0                 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1289|
|2     |  design_1_i         |design_1                    |  1289|
|3     |    axi_mem_intercon |design_1_axi_mem_intercon_0 |   658|
|4     |      s00_couplers   |s00_couplers_imp_7HNO1D     |   177|
|5     |      s01_couplers   |s01_couplers_imp_1W60HW0    |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 840.109 ; gain = 192.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 840.109 ; gain = 476.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 855.496 ; gain = 492.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 855.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 12:23:17 2024...
