<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p212" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_212{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_212{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_212{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_212{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_212{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_212{left:145px;bottom:878px;letter-spacing:0.25px;}
#t7_212{left:145px;bottom:775px;letter-spacing:-0.22px;}
#t8_212{left:166px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t9_212{left:561px;bottom:775px;letter-spacing:-0.25px;}
#ta_212{left:588px;bottom:774px;letter-spacing:-0.11px;}
#tb_212{left:145px;bottom:757px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tc_212{left:145px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_212{left:145px;bottom:713px;letter-spacing:-0.1px;}
#te_212{left:145px;bottom:670px;letter-spacing:0.15px;}
#tf_212{left:145px;bottom:643px;letter-spacing:-0.24px;word-spacing:1.18px;}
#tg_212{left:145px;bottom:629px;letter-spacing:-0.22px;}
#th_212{left:222px;bottom:629px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ti_212{left:145px;bottom:601px;letter-spacing:-0.12px;}
#tj_212{left:145px;bottom:573px;letter-spacing:-0.24px;}
#tk_212{left:232px;bottom:572px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tl_212{left:706px;bottom:572px;letter-spacing:-0.11px;}
#tm_212{left:232px;bottom:555px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tn_212{left:315px;bottom:555px;letter-spacing:-0.11px;word-spacing:0.04px;}
#to_212{left:409px;bottom:556px;letter-spacing:-0.24px;}
#tp_212{left:448px;bottom:555px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tq_212{left:529px;bottom:556px;letter-spacing:-0.32px;}
#tr_212{left:545px;bottom:555px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_212{left:145px;bottom:527px;letter-spacing:-0.22px;}
#tt_212{left:232px;bottom:526px;letter-spacing:-0.11px;}
#tu_212{left:232px;bottom:509px;letter-spacing:-0.11px;}
#tv_212{left:232px;bottom:492px;letter-spacing:-0.17px;}
#tw_212{left:145px;bottom:464px;letter-spacing:-0.23px;}
#tx_212{left:232px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.68px;}
#ty_212{left:232px;bottom:447px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_212{left:232px;bottom:430px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t10_212{left:145px;bottom:402px;letter-spacing:-0.24px;}
#t11_212{left:232px;bottom:401px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_212{left:145px;bottom:373px;letter-spacing:-0.22px;}
#t13_212{left:232px;bottom:372px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t14_212{left:232px;bottom:356px;letter-spacing:-0.22px;}
#t15_212{left:255px;bottom:355px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t16_212{left:329px;bottom:356px;letter-spacing:-0.01px;}
#t17_212{left:419px;bottom:355px;}
#t18_212{left:145px;bottom:327px;letter-spacing:-0.22px;}
#t19_212{left:232px;bottom:326px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_212{left:145px;bottom:298px;letter-spacing:-0.22px;}
#t1b_212{left:232px;bottom:297px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_212{left:145px;bottom:269px;letter-spacing:-0.24px;}
#t1d_212{left:232px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1e_212{left:502px;bottom:269px;letter-spacing:-0.24px;}
#t1f_212{left:565px;bottom:268px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1g_212{left:145px;bottom:225px;letter-spacing:0.09px;}
#t1h_212{left:145px;bottom:198px;letter-spacing:-0.22px;}
#t1i_212{left:166px;bottom:197px;letter-spacing:-0.12px;word-spacing:0.08px;}
#t1j_212{left:145px;bottom:171px;letter-spacing:-0.22px;}
#t1k_212{left:172px;bottom:170px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1l_212{left:145px;bottom:127px;letter-spacing:0.16px;}
#t1m_212{left:145px;bottom:100px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1n_212{left:149px;bottom:851px;letter-spacing:0.05px;}
#t1o_212{left:203px;bottom:851px;letter-spacing:0.11px;word-spacing:2.98px;}
#t1p_212{left:331px;bottom:851px;letter-spacing:0.08px;word-spacing:3.03px;}
#t1q_212{left:422px;bottom:851px;letter-spacing:0.1px;word-spacing:2.96px;}
#t1r_212{left:495px;bottom:851px;letter-spacing:0.14px;word-spacing:2.86px;}
#t1s_212{left:571px;bottom:851px;}
#t1t_212{left:590px;bottom:851px;}
#t1u_212{left:626px;bottom:851px;}
#t1v_212{left:645px;bottom:851px;}
#t1w_212{left:663px;bottom:851px;}
#t1x_212{left:718px;bottom:851px;}
#t1y_212{left:169px;bottom:821px;letter-spacing:-0.11px;}
#t1z_212{left:224px;bottom:821px;}
#t20_212{left:242px;bottom:821px;}
#t21_212{left:261px;bottom:821px;}
#t22_212{left:279px;bottom:821px;letter-spacing:-0.14px;word-spacing:3.01px;}
#t23_212{left:388px;bottom:821px;letter-spacing:-0.16px;}
#t24_212{left:466px;bottom:821px;letter-spacing:-0.15px;}
#t25_212{left:525px;bottom:821px;letter-spacing:-0.13px;}
#t26_212{left:584px;bottom:821px;letter-spacing:-0.13px;word-spacing:3px;}
#t27_212{left:679px;bottom:821px;letter-spacing:-0.18px;}

.s1_212{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_212{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_212{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_212{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_212{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_212{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_212{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_212{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_212{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts212" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg212Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg212" style="-webkit-user-select: none;"><object width="825" height="990" data="212/212.svg" type="image/svg+xml" id="pdf212" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_212" class="t s1_212">ARM Instructions </span>
<span id="t2_212" class="t s2_212">A4-62 </span><span id="t3_212" class="t s1_212">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_212" class="t s2_212">ARM DDI 0100I </span>
<span id="t5_212" class="t s3_212">A4.1.32 </span><span id="t6_212" class="t s3_212">MCR </span>
<span id="t7_212" class="t v0_212 s4_212">MCR </span><span id="t8_212" class="t s5_212">(Move to Coprocessor from ARM Register) passes the value of register </span><span id="t9_212" class="t v0_212 s4_212">&lt;Rd&gt; </span><span id="ta_212" class="t s5_212">to the coprocessor whose </span>
<span id="tb_212" class="t s5_212">number is cp_num. </span>
<span id="tc_212" class="t s5_212">If no coprocessors indicate that they can execute the instruction, an Undefined Instruction exception is </span>
<span id="td_212" class="t s5_212">generated. </span>
<span id="te_212" class="t s3_212">Syntax </span>
<span id="tf_212" class="t v0_212 s4_212">MCR{&lt;cond&gt;} &lt;coproc&gt;, &lt;opcode_1&gt;, &lt;Rd&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opcode_2&gt;} </span>
<span id="tg_212" class="t v0_212 s4_212">MCR2 </span><span id="th_212" class="t v0_212 s4_212">&lt;coproc&gt;, &lt;opcode_1&gt;, &lt;Rd&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opcode_2&gt;} </span>
<span id="ti_212" class="t s5_212">where: </span>
<span id="tj_212" class="t v0_212 s4_212">&lt;cond&gt; </span><span id="tk_212" class="t s5_212">Is the condition under which the instruction is executed. The conditions are defined in </span><span id="tl_212" class="t s6_212">The </span>
<span id="tm_212" class="t s6_212">condition field </span><span id="tn_212" class="t s5_212">on page A3-3. If </span><span id="to_212" class="t v0_212 s4_212">&lt;cond&gt; </span><span id="tp_212" class="t s5_212">is omitted, the </span><span id="tq_212" class="t v0_212 s4_212">AL </span><span id="tr_212" class="t s5_212">(always) condition is used. </span>
<span id="ts_212" class="t v0_212 s4_212">MCR2 </span><span id="tt_212" class="t s5_212">Causes the condition field of the instruction to be set to 0b1111. This provides additional </span>
<span id="tu_212" class="t s5_212">opcode space for coprocessor designers. The resulting instructions can only be executed </span>
<span id="tv_212" class="t s5_212">unconditionally. </span>
<span id="tw_212" class="t v0_212 s4_212">&lt;coproc&gt; </span><span id="tx_212" class="t s5_212">Specifies the name of the coprocessor, and causes the corresponding coprocessor number to </span>
<span id="ty_212" class="t s5_212">be placed in the cp_num field of the instruction. The standard generic coprocessor names </span>
<span id="tz_212" class="t s5_212">are p0, p1, ..., p15. </span>
<span id="t10_212" class="t v0_212 s4_212">&lt;opcode_1&gt; </span><span id="t11_212" class="t s5_212">Is a coprocessor-specific opcode. </span>
<span id="t12_212" class="t v0_212 s4_212">&lt;Rd&gt; </span><span id="t13_212" class="t s5_212">Is the ARM register whose value is transferred to the coprocessor. If R15 is specified for </span>
<span id="t14_212" class="t v0_212 s4_212">&lt;Rd&gt;</span><span id="t15_212" class="t s5_212">, the result is </span><span id="t16_212" class="t s7_212">UNPREDICTABLE</span><span id="t17_212" class="t s5_212">. </span>
<span id="t18_212" class="t v0_212 s4_212">&lt;CRn&gt; </span><span id="t19_212" class="t s5_212">Is the destination coprocessor register. </span>
<span id="t1a_212" class="t v0_212 s4_212">&lt;CRm&gt; </span><span id="t1b_212" class="t s5_212">Is an additional destination or source coprocessor register. </span>
<span id="t1c_212" class="t v0_212 s4_212">&lt;opcode_2&gt; </span><span id="t1d_212" class="t s5_212">Is a coprocessor-specific opcode. If it is omitted, </span><span id="t1e_212" class="t v0_212 s4_212">&lt;opcode_2&gt; </span><span id="t1f_212" class="t s5_212">is assumed to be 0. </span>
<span id="t1g_212" class="t s3_212">Architecture version </span>
<span id="t1h_212" class="t v0_212 s4_212">MCR </span><span id="t1i_212" class="t s5_212">is in all versions. </span>
<span id="t1j_212" class="t v0_212 s4_212">MCR2 </span><span id="t1k_212" class="t s5_212">is in version 5 and above. </span>
<span id="t1l_212" class="t s3_212">Exceptions </span>
<span id="t1m_212" class="t s5_212">Undefined Instruction. </span>
<span id="t1n_212" class="t s8_212">31 </span><span id="t1o_212" class="t s8_212">28 27 26 25 24 23 </span><span id="t1p_212" class="t s8_212">21 20 19 </span><span id="t1q_212" class="t s8_212">16 15 </span><span id="t1r_212" class="t s8_212">12 11 </span><span id="t1s_212" class="t s8_212">8 </span><span id="t1t_212" class="t s8_212">7 </span><span id="t1u_212" class="t s8_212">5 </span><span id="t1v_212" class="t s8_212">4 </span><span id="t1w_212" class="t s8_212">3 </span><span id="t1x_212" class="t s8_212">0 </span>
<span id="t1y_212" class="t s5_212">cond </span><span id="t1z_212" class="t s5_212">1 </span><span id="t20_212" class="t s5_212">1 </span><span id="t21_212" class="t s5_212">1 </span><span id="t22_212" class="t s5_212">0 opcode_1 0 </span><span id="t23_212" class="t s5_212">CRn </span><span id="t24_212" class="t s5_212">Rd </span><span id="t25_212" class="t s5_212">cp_num </span><span id="t26_212" class="t s5_212">opcode_2 1 </span><span id="t27_212" class="t s5_212">CRm </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
