# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../hdl/dependencies/adder/adder.vhd" \
"../../../../../hdl/dependencies/adder/adder_full_v1_0.vhd" \
"../../../../../hdl/dependencies/adder/adder_full_v1_0_S00_AXI.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../hdl/dependencies/xina/rtl/arbitration_rr.vhd" \
"../../../../../hdl/dependencies/xina/rtl/arbitration.vhd" \
"../../../../../hdl/tcc_package.vhd" \
"../../../../../hdl/dependencies/xina/rtl/flow_in_hs.vhd" \
"../../../../../hdl/dependencies/xina/rtl/flow_in.vhd" \
"../../../../../hdl/dependencies/xina/rtl/buffering_fifo.vhd" \
"../../../../../hdl/dependencies/xina/rtl/buffering.vhd" \
"../../../../../hdl/dependencies/xina/rtl/routing_xy.vhd" \
"../../../../../hdl/dependencies/xina/rtl/routing.vhd" \
"../../../../../hdl/dependencies/xina/rtl/switch.vhd" \
"../../../../../hdl/dependencies/xina/rtl/channel_in.vhd" \
"../../../../../hdl/dependencies/xina/rtl/flow_out_hs.vhd" \
"../../../../../hdl/dependencies/xina/rtl/flow_out.vhd" \
"../../../../../hdl/dependencies/xina/rtl/channel_out.vhd" \
"../../../../../hdl/dependencies/xina/rtl/crossbar.vhd" \
"../../../../../hdl/dependencies/xina/rtl/router.vhd" \
"../../../../../hdl/dependencies/xina/rtl/xina.vhd" \
"../../../../../hdl/master/backend/injection/backend_master_routing_table.vhd" \
"../../../../../hdl/master/backend/injection/backend_master_packetizer_control.vhd" \
"../../../../../hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd" \
"../../../../../hdl/basic/mux6.vhd" \
"../../../../../hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" \
"../../../../../hdl/common/integrity_control_send.vhd" \
"../../../../../hdl/common/integrity_control_send_tmr.vhd" \
"../../../../../hdl/dependencies/xina/rtl/ft/hamming_pkg.vhd" \
"../../../../../hdl/common/buffer_fifo.vhd" \
"../../../../../hdl/dependencies/xina/rtl/ft/hamming_enc.vhd" \
"../../../../../hdl/dependencies/xina/rtl/ft/hamming_dec.vhd" \
"../../../../../hdl/common/buffer_fifo_ham.vhd" \
"../../../../../hdl/common/send_control.vhd" \
"../../../../../hdl/common/send_control_tmr.vhd" \
"../../../../../hdl/master/backend/injection/backend_master_injection.vhd" \
"../../../../../hdl/master/backend/reception/backend_master_depacketizer_control.vhd" \
"../../../../../hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd" \
"../../../../../hdl/common/integrity_control_receive.vhd" \
"../../../../../hdl/common/integrity_control_receive_tmr.vhd" \
"../../../../../hdl/common/receive_control.vhd" \
"../../../../../hdl/common/receive_control_tmr.vhd" \
"../../../../../hdl/master/backend/reception/backend_master_reception.vhd" \
"../../../../../hdl/master/backend/backend_master.vhd" \
"../../../../../hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" \
"../../../../../hdl/slave/backend/injection/backend_slave_packetizer_control_tmr.vhd" \
"../../../../../hdl/basic/mux5.vhd" \
"../../../../../hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" \
"../../../../../hdl/slave/backend/injection/backend_slave_injection.vhd" \
"../../../../../hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" \
"../../../../../hdl/slave/backend/reception/backend_slave_depacketizer_control_tmr.vhd" \
"../../../../../hdl/slave/backend/reception/backend_slave_reception.vhd" \
"../../../../../hdl/slave/backend/backend_slave.vhd" \
"../../../../../hdl/master/frontend/frontend_master.vhd" \
"../../../../../hdl/slave/frontend/frontend_slave.vhd" \
"../../../../../hdl/master/tcc_top_master.vhd" \
"../../../../../hdl/slave/tcc_top_slave.vhd" \
"../../../../../hdl/test/tb_integration_adder.vhd" \

# Do not sort compile order
nosort
