module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//
    
    wire [7:0] result1, result2, result3;

    // assign intermediate_result1 = compare? true: false;
    assign result1 = (a < b) ? a : b;
    assign result2 = (c < d) ? c : d;
    assign result3 = (result1 < result2) ? result1 : result2;
    assign min = result3;

endmodule
