FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"READ_CNTRL_REG_BIT";
2"GND\G";
3"CNTRL_RDY";
4"CNTRL_REG_CHK";
5"GPIO1";
6"SCALER<4>";
7"GPIO3";
8"I2C_SDA";
9"GPIO5";
10"SCALER<6>";
11"SCALER<5>";
12"TUBII_RT_OUT";
13"VCC\G";
14"EXT_TRIG<4>";
15"EXT_TRIG<7>";
16"GPIO0";
17"GPIO2";
18"GPIO4";
19"CLOCKS_DATA_RDY";
20"GENERIC_PULSE";
21"RESET_CLK";
22"LE<0>";
23"GND\G";
24"SMELLIE_DELAY";
25"CLK";
26"TELLIE_PULSE";
27"SPKR";
28"SMELLIE_PULSE";
29"TELLIE_DELAY";
30"VCC\G";
31"VCC\G";
32"CAEN_DATA_RDY";
33"CARRIER_SRST#";
34"EXT_TRIG<0>";
35"MTCA_MIMIC_TRIG1";
36"FPGA_DONE";
37"CLK100_IN";
38"V3P3\G";
39"V3P3\G";
40"EXT_TRIG<1>";
41"JTAG_TDI";
42"JX1_SE_1";
43"SMELLIE_PRE_DELAY";
44"JX2_GUIDE_PIN1";
45"JX2_GUIDE_PIN2";
46"I2C_SCL";
47"JX1_GUIDE_PIN1";
48"TELLIE_PRE_DELAY";
49"GENERIC_DELAY_IN";
50"V3P3\G";
51"EXT_TRIG<14>";
52"EXT_TRIG<13>";
53"EXT_TRIG<9>";
54"EXT_TRIG<11>";
55"EXT_TRIG<10>";
56"EXT_TRIG<8>";
57"DATA";
58"V3P3\G";
59"EXT_TRIG<12>";
60"EXT_TRIG<15>";
61"JX1_GUIDE_PIN2";
62"MTCA_MIMIC_TRIG2";
63"GT";
64"SYNC";
65"SYNC24";
66"MTCA_MIMIC_DATA_RDY";
67"EXT_TRIG<2>";
68"EXT_TRIG<3>";
69"EXT_TRIG<5>";
70"EXT_TRIG<6>";
71"VCC\G";
72"GENERIC_DELAY_OUT";
73"BCKP_CLK_IN_USE";
74"JTAG_TMS";
75"LE<2>";
76"LE<1>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"47;
"100"
$PN"100"0;
"96"
$PN"96"23;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"23;
"88"
$PN"88"0;
"84"
$PN"84"62;
"82"
$PN"82"35;
"80"
$PN"80"39;
"76"
$PN"76"0;
"78"
$PN"78"39;
"74"
$PN"74"63;
"72"
$PN"72"23;
"70"
$PN"70"64;
"66"
$PN"66"23;
"68"
$PN"68"65;
"64"
$PN"64"0;
"62"
$PN"62"24;
"60"
$PN"60"30;
"58"
$PN"58"30;
"56"
$PN"56"29;
"52"
$PN"52"23;
"50"
$PN"50"26;
"54"
$PN"54"28;
"48"
$PN"48"0;
"46"
$PN"46"23;
"42"
$PN"42"27;
"40"
$PN"40"23;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"25;
"34"
$PN"34"23;
"32"
$PN"32"57;
"30"
$PN"30"66;
"28"
$PN"28"23;
"26"
$PN"26"0;
"24"
$PN"24"0;
"22"
$PN"22"23;
"20"
$PN"20"0;
"18"
$PN"18"0;
"16"
$PN"16"23;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"42;
"8"
$PN"8"36;
"6"
$PN"6"33;
"4"
$PN"4"41;
"2"
$PN"2"74;
"101"
$PN"101"61;
"99"
$PN"99"0;
"95"
$PN"95"23;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"23;
"87"
$PN"87"0;
"83"
$PN"83"60;
"81"
$PN"81"59;
"79"
$PN"79"58;
"75"
$PN"75"52;
"77"
$PN"77"23;
"73"
$PN"73"51;
"71"
$PN"71"23;
"69"
$PN"69"54;
"65"
$PN"65"23;
"67"
$PN"67"56;
"63"
$PN"63"53;
"61"
$PN"61"55;
"59"
$PN"59"31;
"57"
$PN"57"31;
"55"
$PN"55"75;
"51"
$PN"51"23;
"49"
$PN"49"22;
"53"
$PN"53"76;
"47"
$PN"47"0;
"45"
$PN"45"23;
"41"
$PN"41"0;
"39"
$PN"39"23;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"23;
"31"
$PN"31"49;
"29"
$PN"29"0;
"27"
$PN"27"23;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"23;
"19"
$PN"19"48;
"15"
$PN"15"23;
"17"
$PN"17"43;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"44;
"100"
$PN"100"0;
"96"
$PN"96"2;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"2;
"88"
$PN"88"0;
"84"
$PN"84"40;
"82"
$PN"82"67;
"80"
$PN"80"50;
"76"
$PN"76"68;
"78"
$PN"78"50;
"74"
$PN"74"34;
"72"
$PN"72"2;
"70"
$PN"70"69;
"66"
$PN"66"2;
"68"
$PN"68"70;
"64"
$PN"64"15;
"62"
$PN"62"14;
"60"
$PN"60"13;
"58"
$PN"58"13;
"56"
$PN"56"0;
"52"
$PN"52"2;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"2;
"42"
$PN"42"0;
"40"
$PN"40"2;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"4;
"34"
$PN"34"2;
"32"
$PN"32"1;
"30"
$PN"30"3;
"28"
$PN"28"2;
"26"
$PN"26"10;
"24"
$PN"24"11;
"22"
$PN"22"2;
"20"
$PN"20"6;
"18"
$PN"18"12;
"16"
$PN"16"2;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"9;
"6"
$PN"6"7;
"4"
$PN"4"5;
"2"
$PN"2"8;
"101"
$PN"101"45;
"99"
$PN"99"0;
"95"
$PN"95"2;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"2;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"38;
"75"
$PN"75"0;
"77"
$PN"77"2;
"73"
$PN"73"0;
"71"
$PN"71"2;
"69"
$PN"69"0;
"65"
$PN"65"2;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"71;
"57"
$PN"57"71;
"55"
$PN"55"0;
"51"
$PN"51"2;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"21;
"45"
$PN"45"2;
"41"
$PN"41"37;
"39"
$PN"39"2;
"43"
$PN"43"73;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"2;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"2;
"25"
$PN"25"72;
"23"
$PN"23"20;
"21"
$PN"21"2;
"19"
$PN"19"32;
"15"
$PN"15"2;
"17"
$PN"17"19;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"17;
"7"
$PN"7"18;
"3"
$PN"3"16;
"1"
$PN"1"46;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"68;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"73;
%"INPORT"
"1","(-2800,1850)","0","standard","I64";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-2800,1800)","0","standard","I65";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(-2800,2200)","0","standard","I66";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(-2800,2150)","0","standard","I67";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-2800,2050)","0","standard","I68";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"63;
%"OUTPORT"
"1","(700,3175)","2","standard","I69";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(700,3125)","2","standard","I70";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"INPORT"
"1","(700,3025)","0","standard","I86";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
END.
