{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_alu_custom; (run from /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_alu_custom\nINFO: [EDA] --waves arg present, no $dumpfile found, adding SV file: /app/venv/lib/python3.12/site-packages/opencos/commands/../_waves_pkg.sv\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top testbench_alu -o sim.exe +define+SIMULATION /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/alu8bit.v /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/testbench_alu_custom.v /app/venv/lib/python3.12/site-packages/opencos/_waves_pkg.sv (in eda.work/sim_alu_custom.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2356 for /usr/local/bin/verilator\n%Warning-LATCH: /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/alu8bit.v:28:5: Latch inferred for signal 'testbench_alu.i1.temp_result' (not all control paths of combinational always assign a value)\n                                                                                        : ... Suggest use of always_latch for intentional latches\n   28 |     always @(*) begin\n      |     ^~~~~~\n                ... For warning description see https://verilator.org/warn/LATCH?v=5.038\n                ... Use \"/* verilator lint_off LATCH */\" and lint_on around source to disable this message.\n%Warning-LATCH: /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/alu8bit.v:28:5: Latch inferred for signal 'testbench_alu.cout' (not all control paths of combinational always assign a value)\n                                                                                        : ... Suggest use of always_latch for intentional latches\n   28 |     always @(*) begin\n      |     ^~~~~~\n%Warning-LATCH: /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/alu8bit.v:28:5: Latch inferred for signal 'testbench_alu.out' (not all control paths of combinational always assign a value)\n                                                                                        : ... Suggest use of always_latch for intentional latches\n   28 |     always @(*) begin\n      |     ^~~~~~\nmake: Entering directory '/app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/eda.work/sim_alu_custom.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtestbench_alu.cpp Vtestbench_alu___024root__DepSet_h91ba0b2a__0.cpp Vtestbench_alu___024root__DepSet_he5a7b2ca__0.cpp Vtestbench_alu__main.cpp Vtestbench_alu__Trace__0.cpp Vtestbench_alu___024root__Slow.cpp Vtestbench_alu___024root__DepSet_h91ba0b2a__0__Slow.cpp Vtestbench_alu___024root__DepSet_he5a7b2ca__0__Slow.cpp Vtestbench_alu__waves_pkg__Slow.cpp Vtestbench_alu__waves_pkg__DepSet_h3e98c87f__0__Slow.cpp Vtestbench_alu__waves_pkg__DepSet_h5089f61f__0__Slow.cpp Vtestbench_alu__Syms.cpp Vtestbench_alu__Trace__0__Slow.cpp Vtestbench_alu__TraceDecls__0__Slow.cpp > Vtestbench_alu__ALL.cpp\necho \"\" > Vtestbench_alu__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtestbench_alu__ALL.o Vtestbench_alu__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtestbench_alu__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtestbench_alu__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/eda.work/sim_alu_custom.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.061 MB sources in 4 modules, into 0.057 MB in 14 C++ files needing 0.000 MB\n- Verilator: Walltime 1.249 s (elab=0.000, cvt=0.004, bld=1.241); cpu 0.012 s on 7 threads; alloced 52.012 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/eda.work/sim_alu_custom.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 3 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_alu_custom.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2393 for ./obj_dir/sim.exe\n                   0 _waves_pkg.init_trace: Starting tracing to ./dump.fst\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: end at 160ps; walltime 0.001 s; speed 197.862 ns/s\n- Verilator: cpu 0.001 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/1c6cadaf-f52d-4fe2-ad7a-d38265cbf57a.edacmd/eda.work/sim_alu_custom.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 3 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - testbench_alu: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_alu_custom.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 8115,
  "stdout_total_size": 8115,
  "message": "Job completed successfully. Runtime: 1.5297741889953613s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771538537.292573,
  "stop_time": 1771538538.8223474,
  "waves_returned": true,
  "wave_file": "dump.fst",
  "wave_file_size": 861,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}