/******************************************************************************
 * Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as published by
 * the Free Software Foundation (the "GPL").
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * 
 * A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
 * writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 * Boston, MA 02111-1307, USA.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 14:58:39 2021
 *                   Full Compile MD5 Checksum  76b8a32dee8db5f48c3a89e0a6278540
 *                     (minus title and desc)
 *                   MD5 Checksum               7dcf8d7f58b10ccb563b99b1683d60ae
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /lwork/CPE/ni889281/bld5_1/depot/CommEngine/widgets/tools/hal_generator/BCM6888_A0_MACSEC/BCM6888_A0/config/ru_gen/BCM6888_A0.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_ESEC_PORT_0_H__
#define BCHP_ESEC_PORT_0_H__

/***************************************************************************
 *ESEC_PORT_0
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_CONFIG             0x83700004 /* [RW][32] Global 0 configuration Register */
#define BCHP_ESEC_PORT_0_ESEC_STATUS             0x8370000c /* [RW][32] Egress status Register */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS         0x83700014 /* [RW][32] Egress input-data FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS         0x8370001c /* [RW][32] Egress input-control FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS         0x83700024 /* [RW][32] Egress output-data FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS    0x8370002c /* [RW][32] Egress tag-FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS     0x83700034 /* [RW][32] Egress CW FIFO status Register */

#define BCHP_ESEC_PORT_0_ESEC_CONFIG_WIDTH          32 /* [RW][32] Global 0 configuration Register */
#define BCHP_ESEC_PORT_0_ESEC_STATUS_WIDTH          32 /* [RW][32] Egress status Register */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_WIDTH      32 /* [RW][32] Egress input-data FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_WIDTH      32 /* [RW][32] Egress input-control FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_WIDTH      32 /* [RW][32] Egress output-data FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_WIDTH 32 /* [RW][32] Egress tag-FIFO status Register */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_WIDTH  32 /* [RW][32] Egress CW FIFO status Register */

/***************************************************************************
 *ESEC_CONFIG - Global 0 configuration Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_NUM_FLDS   4

#define DROP_OR_FORWARD_BAD_SVTAG_PKTS_fld  0
#define EN_PORT_BASED_SC_fld                1
#define LAG_FAILOVER_EN_fld                 2
#define TX_THRESHOLD_fld                    3


/* ESEC_PORT_0 :: ESEC_CONFIG :: reserved0 [31:10] */
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_reserved0_MASK                0xfffffc00u
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_reserved0_SHIFT               10

/* ESEC_PORT_0 :: ESEC_CONFIG :: TX_THRESHOLD [09:03] */
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_TX_THRESHOLD_MASK             0x000003f8u
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_TX_THRESHOLD_SHIFT            3
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_TX_THRESHOLD_DEFAULT          0x00000001

/* ESEC_PORT_0 :: ESEC_CONFIG :: LAG_FAILOVER_EN [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_LAG_FAILOVER_EN_MASK          0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_LAG_FAILOVER_EN_SHIFT         2
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_LAG_FAILOVER_EN_DEFAULT       0x00000001

/* ESEC_PORT_0 :: ESEC_CONFIG :: EN_PORT_BASED_SC [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_EN_PORT_BASED_SC_MASK         0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_EN_PORT_BASED_SC_SHIFT        1
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_EN_PORT_BASED_SC_DEFAULT      0x00000000

/* ESEC_PORT_0 :: ESEC_CONFIG :: DROP_OR_FORWARD_BAD_SVTAG_PKTS [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_DROP_OR_FORWARD_BAD_SVTAG_PKTS_MASK 0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_DROP_OR_FORWARD_BAD_SVTAG_PKTS_SHIFT 0
#define BCHP_ESEC_PORT_0_ESEC_CONFIG_DROP_OR_FORWARD_BAD_SVTAG_PKTS_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_STATUS - Egress status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_STATUS_NUM_FLDS   1
#define LAG_FAILOVER_STATUS_fld                 0

/* ESEC_PORT_0 :: ESEC_STATUS :: reserved0 [31:01] */
#define BCHP_ESEC_PORT_0_ESEC_STATUS_reserved0_MASK                0xfffffffeu
#define BCHP_ESEC_PORT_0_ESEC_STATUS_reserved0_SHIFT               1

/* ESEC_PORT_0 :: ESEC_STATUS :: LAG_FAILOVER_STATUS [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_STATUS_LAG_FAILOVER_STATUS_MASK      0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_STATUS_LAG_FAILOVER_STATUS_SHIFT     0
#define BCHP_ESEC_PORT_0_ESEC_STATUS_LAG_FAILOVER_STATUS_DEFAULT   0x00000000

/***************************************************************************
 *ESEC_IDF_STATUS - Egress input-data FIFO status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_NUM_FLDS   6
#define SINGLE_BIT_ERR_fld                          0
#define DOUBLE_BIT_ERR_fld                          1
#define OVERFLOW_fld                                2
#define EMPTY_fld                                   3
#define CELL_REQ_CNT_fld                            4 
#define CELL_CNT_fld                                5 

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: reserved0 [31:22] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_reserved0_MASK            0xffc00000u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_reserved0_SHIFT           22

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: CELL_CNT [21:13] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_CNT_MASK             0x003fe000u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_CNT_SHIFT            13
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_CNT_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: CELL_REQ_CNT [12:04] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_REQ_CNT_MASK         0x00001ff0u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_REQ_CNT_SHIFT        4
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_CELL_REQ_CNT_DEFAULT      0x00000000

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: EMPTY [03:03] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_EMPTY_MASK                0x00000008u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_EMPTY_SHIFT               3
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_EMPTY_DEFAULT             0x00000001

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: OVERFLOW [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_OVERFLOW_MASK             0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_OVERFLOW_SHIFT            2
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_OVERFLOW_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_DOUBLE_BIT_ERR_MASK       0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_DOUBLE_BIT_ERR_SHIFT      1
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_DOUBLE_BIT_ERR_DEFAULT    0x00000000

/* ESEC_PORT_0 :: ESEC_IDF_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_SINGLE_BIT_ERR_MASK       0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_SINGLE_BIT_ERR_SHIFT      0
#define BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_SINGLE_BIT_ERR_DEFAULT    0x00000000

/***************************************************************************
 *ESEC_ICF_STATUS - Egress input-control FIFO status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_NUM_FLDS   5
#define ICF_CELL_CNT_fld                            4

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: reserved0 [31:13] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_reserved0_MASK            0xffffe000u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_reserved0_SHIFT           13

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: CELL_CNT [12:04] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_CELL_CNT_MASK             0x00001ff0u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_CELL_CNT_SHIFT            4
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_CELL_CNT_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: EMPTY [03:03] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_EMPTY_MASK                0x00000008u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_EMPTY_SHIFT               3
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_EMPTY_DEFAULT             0x00000001

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: OVERFLOW [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_OVERFLOW_MASK             0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_OVERFLOW_SHIFT            2
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_OVERFLOW_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_DOUBLE_BIT_ERR_MASK       0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_DOUBLE_BIT_ERR_SHIFT      1
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_DOUBLE_BIT_ERR_DEFAULT    0x00000000

/* ESEC_PORT_0 :: ESEC_ICF_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_SINGLE_BIT_ERR_MASK       0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_SINGLE_BIT_ERR_SHIFT      0
#define BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_SINGLE_BIT_ERR_DEFAULT    0x00000000

/***************************************************************************
 *ESEC_ODF_STATUS - Egress output-data FIFO status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_NUM_FLDS   7
#define CREDIT_RESIDUE_fld                          6

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: reserved0 [31:23] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_reserved0_MASK            0xff800000u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_reserved0_SHIFT           23

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: CREDIT_RESIDUE [22:20] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CREDIT_RESIDUE_MASK       0x00700000u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CREDIT_RESIDUE_SHIFT      20
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CREDIT_RESIDUE_DEFAULT    0x00000000

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: CELL_CNT [19:12] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_CNT_MASK             0x000ff000u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_CNT_SHIFT            12
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_CNT_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: CELL_REQ_CNT [11:04] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_REQ_CNT_MASK         0x00000ff0u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_REQ_CNT_SHIFT        4
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_CELL_REQ_CNT_DEFAULT      0x00000000

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: EMPTY [03:03] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_EMPTY_MASK                0x00000008u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_EMPTY_SHIFT               3
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_EMPTY_DEFAULT             0x00000001

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: OVERFLOW [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_OVERFLOW_MASK             0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_OVERFLOW_SHIFT            2
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_OVERFLOW_DEFAULT          0x00000000

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_DOUBLE_BIT_ERR_MASK       0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_DOUBLE_BIT_ERR_SHIFT      1
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_DOUBLE_BIT_ERR_DEFAULT    0x00000000

/* ESEC_PORT_0 :: ESEC_ODF_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_SINGLE_BIT_ERR_MASK       0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_SINGLE_BIT_ERR_SHIFT      0
#define BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_SINGLE_BIT_ERR_DEFAULT    0x00000000

/***************************************************************************
 *ESEC_TAG_FIFO_STATUS - Egress tag-FIFO status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_NUM_FLDS   4

/* ESEC_PORT_0 :: ESEC_TAG_FIFO_STATUS :: reserved0 [31:04] */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_reserved0_MASK       0xfffffff0u
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_reserved0_SHIFT      4

/* ESEC_PORT_0 :: ESEC_TAG_FIFO_STATUS :: EMPTY [03:03] */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_EMPTY_MASK           0x00000008u
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_EMPTY_SHIFT          3
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_EMPTY_DEFAULT        0x00000001

/* ESEC_PORT_0 :: ESEC_TAG_FIFO_STATUS :: OVERFLOW [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_OVERFLOW_MASK        0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_OVERFLOW_SHIFT       2
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_OVERFLOW_DEFAULT     0x00000000

/* ESEC_PORT_0 :: ESEC_TAG_FIFO_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_DOUBLE_BIT_ERR_MASK  0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ESEC_PORT_0 :: ESEC_TAG_FIFO_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_SINGLE_BIT_ERR_MASK  0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

/***************************************************************************
 *ESEC_CW_FIFO_STATUS - Egress CW FIFO status Register
 ***************************************************************************/
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_NUM_FLDS   7

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: reserved0 [31:13] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_reserved0_MASK        0xffffe000u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_reserved0_SHIFT       13

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: CREDIT_RESIDUE [12:12] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CREDIT_RESIDUE_MASK   0x00001000u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CREDIT_RESIDUE_SHIFT  12
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CREDIT_RESIDUE_DEFAULT 0x00000000

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: CELL_CNT [11:08] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_CNT_MASK         0x00000f00u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_CNT_SHIFT        8
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_CNT_DEFAULT      0x00000000

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: CELL_REQ_CNT [07:04] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_REQ_CNT_MASK     0x000000f0u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_REQ_CNT_SHIFT    4
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_CELL_REQ_CNT_DEFAULT  0x00000000

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: EMPTY [03:03] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_EMPTY_MASK            0x00000008u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_EMPTY_SHIFT           3
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_EMPTY_DEFAULT         0x00000001

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: OVERFLOW [02:02] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_OVERFLOW_MASK         0x00000004u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_OVERFLOW_SHIFT        2
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_OVERFLOW_DEFAULT      0x00000000

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: DOUBLE_BIT_ERR [01:01] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_DOUBLE_BIT_ERR_MASK   0x00000002u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_DOUBLE_BIT_ERR_SHIFT  1
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_DOUBLE_BIT_ERR_DEFAULT 0x00000000

/* ESEC_PORT_0 :: ESEC_CW_FIFO_STATUS :: SINGLE_BIT_ERR [00:00] */
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_SINGLE_BIT_ERR_MASK   0x00000001u
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_SINGLE_BIT_ERR_SHIFT  0
#define BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_SINGLE_BIT_ERR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_ESEC_PORT_0_H__ */

/* End of File */
