!PADS-POWERPCB-V9.0-MILS! NETLIST FILE FROM PADS LOGIC V9.3 

*PART*
A0 P7411@74*11
B0 P7490@74*90
B1 P7490@74*90
B2 P7490@74*90
BC0 P7448@74*48
BC1 P7448@74*48
BC2 P7448@74*48
BC3 P7448@74*48
BC4 P7448@74*48
BC5 P7448@74*48
C0 CAPACITOR@C-US
C1 CAPACITOR@C-US
C2 CAPACITOR@C-US
D0 P7492@74*92
D1 P7492@74*92
D2 P7492@74*92
D3 DIODE@1N4004
L0 P7306003@
L1 P7306003@
L2 P7306003@
L3 P7306003@
L4 P7306003@
L5 P7306003@
L6 BUTTON@TL1105
O0 P7432@74*32
P0 P1043@
R0 RESISTOR@R-US_
R1 RESISTOR@R-US_
R2 RESISTOR@R-US_
S0 SWITCH@TL36PO
U0 P556@*556
*CONNNECTION*
*SIGNAL* VCC
 BC0.16 BC1.16
 BC1.16 BC2.16
 BC2.16 BC3.16
 BC3.16 BC4.16
 BC4.16 BC5.16
 BC5.16 D0.5
 D0.5 D1.5
 D1.5 D2.5
 D2.5 B0.5
 B0.5 B1.5
 B1.5 B2.5
 B2.5 O0.14
 O0.14 L6.1
 L6.1 S0.1
 S0.1 U0.14
 U0.14 U0.10
 U0.10 R1.1
 R1.1 C2.1
 C2.1 A0.14
 A0.14 P0.1
*SIGNAL* GND$QC[5]$QD[3]$QD[5]
 BC0.8 BC1.8
 BC1.8 BC2.8
 BC2.8 BC3.8
 BC3.8 BC4.8
 BC4.8 BC5.8
 BC5.8 BC0.6
 BC0.6 BC2.6
 BC2.6 BC0.2
 BC0.2 L0.5
 L0.5 L0.10
 L0.10 L1.5
 L1.5 L1.10
 L1.10 L2.5
 L2.5 L2.10
 L2.10 L3.5
 L3.5 L3.10
 L3.10 L4.5
 L4.5 L4.10
 L4.10 L5.5
 L5.5 L5.10
 L5.10 D0.10
 D0.10 D1.10
 D1.10 D2.10
 D2.10 B0.6
 B0.6 B1.6
 B1.6 B2.6
 B2.6 B0.7
 B0.7 B1.7
 B1.7 B2.7
 B2.7 B0.10
 B0.10 B1.10
 B1.10 B2.10
 B2.10 O0.7
 O0.7 L6.3
 L6.3 S0.2
 S0.2 U0.7
 U0.7 C0.2
 C0.2 C1.2
 C1.2 C2.2
 C2.2 D3.2
 D3.2 A0.7
 A0.7 P0.2
*SIGNAL* G_NET[5]
 BC0.14 L0.8
*SIGNAL* G_NET[4]
 BC1.14 L1.8
*SIGNAL* G_NET[3]
 BC2.14 L2.8
*SIGNAL* G_NET[2]
 BC3.14 L3.8
*SIGNAL* G_NET[1]
 BC4.14 L4.8
*SIGNAL* G_NET[0]
 BC5.14 L5.8
*SIGNAL* F_NET[5]
 BC0.15 L0.9
*SIGNAL* F_NET[4]
 BC1.15 L1.9
*SIGNAL* F_NET[3]
 BC2.15 L2.9
*SIGNAL* F_NET[2]
 BC3.15 L3.9
*SIGNAL* F_NET[1]
 BC4.15 L4.9
*SIGNAL* F_NET[0]
 BC5.15 L5.9
*SIGNAL* E_NET[5]
 BC0.9 L0.1
*SIGNAL* E_NET[4]
 BC1.9 L1.1
*SIGNAL* E_NET[3]
 BC2.9 L2.1
*SIGNAL* E_NET[2]
 BC3.9 L3.1
*SIGNAL* E_NET[1]
 BC4.9 L4.1
*SIGNAL* E_NET[0]
 BC5.9 L5.1
*SIGNAL* D_NET[5]
 BC0.10 L0.2
*SIGNAL* D_NET[4]
 BC1.10 L1.2
*SIGNAL* D_NET[3]
 BC2.10 L2.2
*SIGNAL* D_NET[2]
 BC3.10 L3.2
*SIGNAL* D_NET[1]
 BC4.10 L4.2
*SIGNAL* D_NET[0]
 BC5.10 L5.2
*SIGNAL* C_NET[5]
 BC0.11 L0.3
*SIGNAL* C_NET[4]
 BC1.11 L1.3
*SIGNAL* C_NET[3]
 BC2.11 L2.3
*SIGNAL* C_NET[2]
 BC3.11 L3.3
*SIGNAL* C_NET[1]
 BC4.11 L4.3
*SIGNAL* C_NET[0]
 BC5.11 L5.3
*SIGNAL* B_NET[5]
 BC0.12 L0.6
*SIGNAL* B_NET[4]
 BC1.12 L1.6
*SIGNAL* B_NET[3]
 BC2.12 L2.6
*SIGNAL* B_NET[2]
 BC3.12 L3.6
*SIGNAL* B_NET[1]
 BC4.12 L4.6
*SIGNAL* B_NET[0]
 BC5.12 L5.6
*SIGNAL* A_NET[5]
 BC0.13 L0.7
*SIGNAL* A_NET[4]
 BC1.13 L1.7
*SIGNAL* A_NET[3]
 BC2.13 L2.7
*SIGNAL* A_NET[2]
 BC3.13 L3.7
*SIGNAL* A_NET[1]
 BC4.13 L4.7
*SIGNAL* A_NET[0]
 BC5.13 L5.7
*SIGNAL* QA[5]
 BC0.7 D0.12
 D0.12 D0.1
*SIGNAL* QA[4]
 BC1.7 B0.12
 B0.12 B0.1
 B0.1 A0.13
*SIGNAL* QA[3]
 BC2.7 D1.12
 D1.12 D1.1
*SIGNAL* QA[2]
 BC3.7 B1.12
 B1.12 B1.1
*SIGNAL* QA[1]
 BC4.7 D2.12
 D2.12 D2.1
*SIGNAL* QA[0]
 BC5.7 B2.12
 B2.12 B2.1
*SIGNAL* QB[5]
 BC0.1 D0.11
 D0.11 A0.2
*SIGNAL* QB[4]
 BC1.1 B0.9
 B0.9 A0.1
*SIGNAL* QB[3]
 BC2.1 D1.11
*SIGNAL* QB[2]
 BC3.1 B1.9
*SIGNAL* QB[1]
 BC4.1 D2.11
*SIGNAL* QB[0]
 BC5.1 B2.9
*SIGNAL* QC[4]
 BC1.2 B0.8
*SIGNAL* QC[3]
 BC2.2 D1.9
 D1.9 B0.14
*SIGNAL* QC[2]
 BC3.2 B1.8
*SIGNAL* QC[1]
 BC4.2 D2.9
 D2.9 O0.9
*SIGNAL* QC[0]
 BC5.2 B2.8
*SIGNAL* QD[4]
 BC1.6 D0.14
 D0.14 B0.11
*SIGNAL* QD[2]
 BC3.6 D1.14
 D1.14 B1.11
*SIGNAL* QD[1]
*SIGNAL* QD[0]
 BC5.6 D2.14
 D2.14 B2.11
*SIGNAL* R[1]
 D0.7 D0.6
 D0.6 B0.2
 B0.2 B0.3
 B0.3 O0.11
*SIGNAL* R[0]
 D1.7 D1.6
 D1.6 D2.7
 D2.7 D2.6
 D2.6 B1.2
 B1.2 B2.2
 B2.2 B1.3
 B1.3 B2.3
 B2.3 O0.13
 O0.13 S0.3
*SIGNAL* GATE_NET
 O0.12 A0.12
*SIGNAL* OR_GATE_NET
 B1.14 O0.8
*SIGNAL* CLK
 B2.14 U0.9
 U0.9 R2.1
*SIGNAL* BUTTON_NET
 O0.10 L6.2
 L6.2 L6.4
*SIGNAL* DISCH
 U0.13 R1.2
 R1.2 R0.1
*SIGNAL* THRESH
 U0.8 U0.12
 U0.12 R0.2
 R0.2 C0.1
*SIGNAL* CONT
 U0.11 C1.1
*SIGNAL* RD
 R2.2 D3.1

*END*