--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CORDICCalc.twx CORDICCalc.ncd -o CORDICCalc.twr
CORDICCalc.pcf

Design file:              CORDICCalc.ncd
Physical constraint file: CORDICCalc.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
f<0>        |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
f<1>        |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
f<2>        |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
f<3>        |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
x<0>        |    3.240(R)|   -0.106(R)|clk_BUFGP         |   0.000|
x<1>        |    3.237(R)|   -0.103(R)|clk_BUFGP         |   0.000|
x<2>        |    3.232(R)|   -0.097(R)|clk_BUFGP         |   0.000|
x<3>        |    3.235(R)|   -0.101(R)|clk_BUFGP         |   0.000|
x<4>        |    3.306(R)|   -0.184(R)|clk_BUFGP         |   0.000|
x<5>        |    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
x<6>        |    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
x<7>        |    3.306(R)|   -0.184(R)|clk_BUFGP         |   0.000|
x<8>        |    3.235(R)|   -0.101(R)|clk_BUFGP         |   0.000|
x<9>        |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
x<10>       |    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
x<11>       |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
x<12>       |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
x<13>       |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
x<14>       |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
x<15>       |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
y<0>        |    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
y<1>        |    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
y<2>        |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
y<3>        |    3.306(R)|   -0.184(R)|clk_BUFGP         |   0.000|
y<4>        |    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
y<5>        |    3.304(R)|   -0.182(R)|clk_BUFGP         |   0.000|
y<6>        |    3.306(R)|   -0.184(R)|clk_BUFGP         |   0.000|
y<7>        |    3.304(R)|   -0.182(R)|clk_BUFGP         |   0.000|
y<8>        |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
y<9>        |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
y<10>       |    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
y<11>       |    3.306(R)|   -0.184(R)|clk_BUFGP         |   0.000|
y<12>       |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
y<13>       |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
y<14>       |    3.296(R)|   -0.173(R)|clk_BUFGP         |   0.000|
y<15>       |    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
r<0>        |    6.345(R)|clk_BUFGP         |   0.000|
r<1>        |    6.355(R)|clk_BUFGP         |   0.000|
r<2>        |    6.343(R)|clk_BUFGP         |   0.000|
r<3>        |    6.351(R)|clk_BUFGP         |   0.000|
r<4>        |    6.273(R)|clk_BUFGP         |   0.000|
r<5>        |    6.343(R)|clk_BUFGP         |   0.000|
r<6>        |    6.355(R)|clk_BUFGP         |   0.000|
r<7>        |    6.271(R)|clk_BUFGP         |   0.000|
r<8>        |    6.351(R)|clk_BUFGP         |   0.000|
r<9>        |    6.280(R)|clk_BUFGP         |   0.000|
r<10>       |    6.280(R)|clk_BUFGP         |   0.000|
r<11>       |    6.286(R)|clk_BUFGP         |   0.000|
r<12>       |    6.286(R)|clk_BUFGP         |   0.000|
r<13>       |    6.284(R)|clk_BUFGP         |   0.000|
r<14>       |    6.273(R)|clk_BUFGP         |   0.000|
r<15>       |    6.284(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  312.635|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jan 22 16:16:10 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4580 MB



