{"Source Block": ["oh/src/mio/hdl/mio.v@66:76@HdlIdDef", "   wire\t\t\tclkchange;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n"], "Clone Blocks": [["oh/src/mio/hdl/mio.v@65:75", "   wire\t\t\tamode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tclkchange;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@64:74", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tamode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tclkchange;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@67:77", "   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@63:73", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tamode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tclkchange;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@70:80", "   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@62:72", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tamode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tclkchange;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tclkdiv;\t\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@69:79", "   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@68:78", "   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n"]], "Diff Content": {"Delete": [[71, "   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n"]], "Add": [[71, "   wire [1:0]\t\tdatamode;\t\t// From mio_regs of mio_regs.v\n"]]}}