
---------- Begin Simulation Statistics ----------
host_inst_rate                                 622734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 394052                       # Number of bytes of host memory used
host_seconds                                    32.12                       # Real time elapsed on the host
host_tick_rate                              575455859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018483                       # Number of seconds simulated
sim_ticks                                 18482573000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 52333.632990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 46220.168612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1368053500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    641443500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 78748.327046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 83530.795096                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4079163341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51800                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2194019864                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 18917.141085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 62716.907763                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.161871                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9172                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     77768367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    575239478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 69888.978086                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 70632.307792                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029452                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5447216841                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010966                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 77941                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              37797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2835463364                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965612                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.786647                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 69888.978086                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 70632.307792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029452                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5447216841                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010966                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                77941                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             37797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2835463364                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.786647                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052238                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505761300000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11273306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14212.002695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11390.703397                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11197623                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1075607000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75683                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2934                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828639500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 57833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.921332                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       173500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11273306                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14212.002695                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11390.703397                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11197623                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1075607000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006713                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75683                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2934                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828639500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809785                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.609808                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11273306                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14212.002695                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11390.703397                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11197623                       # number of overall hits
system.cpu.icache.overall_miss_latency     1075607000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006713                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75683                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2934                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828639500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.609808                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11197623                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 112274.264196                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2344960282                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 20886                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     113495.495728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 98530.867464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2134                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1487925949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.860010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      13110                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      72                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1284645450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.855287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 13038                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       92931.904270                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  77411.425125                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80819                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              539748500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.067046                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         5808                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         449218500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.066988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5803                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57091.053348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41171.076393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           629257590                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      453787604                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.405002                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        107182.284015                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   92026.110610                       # average overall mshr miss latency
system.l2.demand_hits                           82953                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2027674449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.185705                       # miss rate for demand accesses
system.l2.demand_misses                         18918                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1733863950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.184950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    18841                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.308610                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.056229                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5056.270355                       # Average occupied blocks per context
system.l2.occ_blocks::1                    921.261106                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       107182.284015                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  102671.337680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          82953                       # number of overall hits
system.l2.overall_miss_latency             2027674449                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.185705                       # miss rate for overall accesses
system.l2.overall_misses                        18918                       # number of overall misses
system.l2.overall_mshr_hits                        75                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4078824232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.389974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   39727                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.854879                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         17855                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        46395                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              44                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        67511                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            20886                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          186                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          10248                       # number of replacements
system.l2.sampled_refs                          18474                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5977.531461                       # Cycle average of tags in use
system.l2.total_refs                            99852                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8823                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30169015                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         264791                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       434101                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40626                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       494390                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         511682                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5850                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373017                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6323245                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.607645                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.377590                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3372129     53.33%     53.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906089     14.33%     67.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416345      6.58%     74.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401150      6.34%     80.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404792      6.40%     86.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192122      3.04%     90.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       143818      2.27%     92.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113783      1.80%     94.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373017      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6323245                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40597                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1323971                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.679613                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.679613                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1000727                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11416                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13428882                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3389276                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1920652                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       250921                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12589                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4065850                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4064286                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1564                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2479275                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2479055                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              220                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1586575                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1585231                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1344                       # DTB write misses
system.switch_cpus_1.fetch.Branches            511682                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1273209                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3233306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        55624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13612602                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        166483                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075290                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1273209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       270641                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.002993                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6574166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.070620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.354857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4614088     70.19%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          37806      0.58%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          77857      1.18%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65854      1.00%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         171524      2.61%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          58273      0.89%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          52971      0.81%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40111      0.61%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1455682     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6574166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                221964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         382035                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178843                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.602366                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4288332                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1636928                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7588503                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10567399                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753333                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5716672                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.554914                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10572720                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42614                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67154                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2731152                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       472036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1832290                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11491877                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2651404                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       128391                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10889891                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          336                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       250921                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4658                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       310198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38923                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3512                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       418099                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       362394                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3512                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        39015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.471427                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.471427                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4083967     37.07%     37.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389385      3.53%     40.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331474     12.08%     52.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18130      0.16%     52.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851401      7.73%     60.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2681520     24.34%     84.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1656244     15.03%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11018283                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       385460                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034984                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51280     13.30%     13.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52963     13.74%     27.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16534      4.29%     31.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98369     25.52%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       117090     30.38%     87.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        49224     12.77%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6574166                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.675997                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.005604                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2915583     44.35%     44.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1006813     15.31%     59.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       672259     10.23%     69.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590050      8.98%     78.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       633323      9.63%     88.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       359967      5.48%     93.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       251331      3.82%     97.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103031      1.57%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        41809      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6574166                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.621258                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11313034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11018283                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1312824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36315                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       882006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1273231                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1273209                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       658712                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       495971                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2731152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1832290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6796130                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       505402                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57450                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3510850                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1110                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19666465                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13000043                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9873488                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1807812                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       250921                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499180                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1860951                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       964050                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28629                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
